What?s the difference between Testing & Verification?
Answer Posted / karthik
Testing is simply an pre validation. and verification
is an post validation.
| Is This Answer Correct ? | 2 Yes | 11 No |
Post New Answer View All Answers
Insights of a 4bit adder/Sub Circuit?
Explain the Working of a 2-stage OPAMP?
What transistor level design tools are you proficient with? What types of designs were they used on?
What are the steps required to solve setup and hold violations in vlsi?
Mention what are the two types of procedural blocks in Verilog?
Implement a function with both ratioes and domino logic and merits and demerits of each logic?
Explain about 6-T XOR gate?
Explain Basic Stuff related to Perl?
Approximately, what were the sizes of your transistors in the SRAM cell? How did you arrive at those sizes?
What was your role in the silicon evaluation/product ramp? What tools did you use?
What are the different design techniques required to create a layout for digital circuits?
Explain the Charge Sharing problem while sampling data from a Bus?
What happens if we delay the enabling of Clock signal?
If the current through the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?
For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)