Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...

What?s the difference between Testing & Verification?

Answer Posted / karthik

Testing is simply an pre validation. and verification
is an post validation.

Is This Answer Correct ?    2 Yes 11 No



Post New Answer       View All Answers


Please Help Members By Posting Answers For Below Questions

Insights of a 4bit adder/Sub Circuit?

3374


Explain the Working of a 2-stage OPAMP?

1198


What transistor level design tools are you proficient with? What types of designs were they used on?

5070


What are the steps required to solve setup and hold violations in vlsi?

1092


Mention what are the two types of procedural blocks in Verilog?

1307


Implement a function with both ratioes and domino logic and merits and demerits of each logic?

1204


Explain about 6-T XOR gate?

1284


Explain Basic Stuff related to Perl?

1048


Approximately, what were the sizes of your transistors in the SRAM cell? How did you arrive at those sizes?

1151


What was your role in the silicon evaluation/product ramp? What tools did you use?

3733


What are the different design techniques required to create a layout for digital circuits?

1043


Explain the Charge Sharing problem while sampling data from a Bus?

4733


What happens if we delay the enabling of Clock signal?

2374


If the current through the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?

1125


For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)

1280