Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...

What?s the difference between Testing & Verification?

Answer Posted / karthik

Testing is simply an pre validation. and verification
is an post validation.

Is This Answer Correct ?    2 Yes 11 No



Post New Answer       View All Answers


Please Help Members By Posting Answers For Below Questions

How can you construct both PMOS and NMOS on a single substrate?

4931


Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?

1085


Explain why is the number of gate inputs to cmos gates usually limited to four?

1452


Draw the SRAM Write Circuitry

1138


Give various factors on which threshold voltage depends.

1232


If the current through the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?

1063


For a single computer processor computer system, what is the purpose of a processor cache and describe its operation?

2349


Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.

3821


what are three regions of operation of MOSFET and how are they used?

1186


Implement a function with both ratioed and domino logic and merits and demerits of each logic?

3729


Explain Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?

1014


Give a big picture of the entire SRAM Layout showing your placements of SRAM Cells, Row Decoders, Column Decoders, Read Circuit, Write Circuit and Buffers

1059


What are the different design techniques required to create a layout for digital circuits?

995


Draw a CMOS Inverter. Explain its transfer characteristics

1134


What is the difference between nmos and pmos technologies?

1059