Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...

What?s the difference between Testing & Verification?

Answer Posted / kalaiyarasan

testing: this is done in the production side of IC fabrication
Verification : This is done in the design side of IC

Is This Answer Correct ?    16 Yes 5 No



Post New Answer       View All Answers


Please Help Members By Posting Answers For Below Questions

Mention what are the different gates where Boolean logic are applicable?

1068


What are the different gates where boolean logic are applicable?

1007


What was your role in the silicon evaluation/product ramp? What tools did you use?

3664


What are the main issues associated with multiprocessor caches and how might you solve them?

2179


How logical gates are controlled by boolean logic?

1029


Give various factors on which threshold voltage depends.

1247


What happens if we use an Inverter instead of the Differential Sense Amplifier?

3274


Approximately, what were the sizes of your transistors in the SRAM cell? How did you arrive at those sizes?

1102


Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;

1554


Explain Basic Stuff related to Perl?

1002


Explain what is the use of defpararm?

1111


Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?

1409


What is the difference between the mealy and moore state machine?

1056


Draw the Cross Section of an Inverter? Clearly show all the connections between M1 and poly, M1 and diffusion layers etc?

3343


Explain the working of 4-bit Up/down Counter?

4403