Interested to Buy Any Domain ? << Click Here >> for more details...
Differences between functions and Procedures in VHDL?
- 5 Answers
- 54940 Views
- Intel, I also Faced
- E-Mail Answers
Answers were Sorted based on User's Feedback
Answer / manav rathi
function:
1:executes in zero stimulation time.
2:usually return a single value.
3:parameters of mode IN.
4:do not have wait statement.
5:function call state always concurrent.
procedure:
1:may or may not execute in zero stimulation time depending
upon whether it has wait statement or not.
2:may or may not retun a single value.
3:parameters of in,out or inout.
4:has wait statement.
5:procedure call statement may be cocurrent or sequential.
| Is This Answer Correct ? | 184 Yes | 8 No |
Answer / vlsiengr
rocedures return many values while function can return only one.
| Is This Answer Correct ? | 48 Yes | 8 No |
Answer / amar
functions are the one which conatiin some algorithm and
execute in zero simulation time where as procedures may
consume some simulation time when its getting executed
you can compare with verilog task and functions as well
| Is This Answer Correct ? | 35 Yes | 14 No |
Answer / vicky
Function return only one vale but procedure return many value...
| Is This Answer Correct ? | 1 Yes | 1 No |
Answer / princehari
VHDL procedures and functions greatly increase the power and
utility of the language for specifying designs. While these
constructs are being used extensively for modeling, most
VHDL synthesis tools limit their synthesis to a single
implementation style such as treating them as a component.
The authors evaluate four techniques for the synthesis of
procedures/functions and discuss their relative merits and
demerits. They examine these implementation styles in the
light of VHDL signals and wait statement semantics. The
results of the various implementation styles are shown on
several examples
| Is This Answer Correct ? | 12 Yes | 26 No |
Define threshold voltage?
32 Answers College School Exams Tests, Intel, JHG, Wipro,
Why is Extraction performed?
What happens if we delay the enabling of Clock signal?
You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?
what is Slack?
For a 0.18um and 0.8um technology MOSFET, which has a higher cutoff frequency?
How to improve these parameters? (Cascode topology, use long channel transistors)
Have you studied pipelining? List the 5 stages of a 5 stage pipeline. Assuming 1 clock per stage, what is the latency of an instruction in a 5 stage machine? What is the throughput of this machine ?
Explain Basic Stuff related to Perl?
What is Fermi level?
How logical gates are controlled by boolean logic?
What are the limitations in increasing the power supply to reduce delay?
86 Family 
