Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...


Differences between functions and Procedures in VHDL?

Answers were Sorted based on User's Feedback



Differences between functions and Procedures in VHDL?..

Answer / manav rathi

function:
1:executes in zero stimulation time.
2:usually return a single value.
3:parameters of mode IN.
4:do not have wait statement.
5:function call state always concurrent.
procedure:
1:may or may not execute in zero stimulation time depending
upon whether it has wait statement or not.
2:may or may not retun a single value.
3:parameters of in,out or inout.
4:has wait statement.
5:procedure call statement may be cocurrent or sequential.

Is This Answer Correct ?    184 Yes 8 No

Differences between functions and Procedures in VHDL?..

Answer / vlsiengr

rocedures return many values while function can return only one.

Is This Answer Correct ?    48 Yes 8 No

Differences between functions and Procedures in VHDL?..

Answer / amar

functions are the one which conatiin some algorithm and
execute in zero simulation time where as procedures may
consume some simulation time when its getting executed

you can compare with verilog task and functions as well

Is This Answer Correct ?    35 Yes 14 No

Differences between functions and Procedures in VHDL?..

Answer / vicky

Function return only one vale but procedure return many value...

Is This Answer Correct ?    1 Yes 1 No

Differences between functions and Procedures in VHDL?..

Answer / princehari

VHDL procedures and functions greatly increase the power and
utility of the language for specifying designs. While these
constructs are being used extensively for modeling, most
VHDL synthesis tools limit their synthesis to a single
implementation style such as treating them as a component.
The authors evaluate four techniques for the synthesis of
procedures/functions and discuss their relative merits and
demerits. They examine these implementation styles in the
light of VHDL signals and wait statement semantics. The
results of the various implementation styles are shown on
several examples

Is This Answer Correct ?    12 Yes 26 No

Post New Answer

More VLSI Interview Questions

What are the different classification of the timing control?

0 Answers  


Explain about stuck at fault models, scan design, BIST and IDDQ testing?

3 Answers   Intel,


In Verilog code what does “timescale 1 ns/ 1 ps” signifies?

0 Answers  


In what cases do you need to double clock a signal before presenting it to a synchronous state machine?

1 Answers   Intel,


What are the limitations in increasing the power supply to reduce delay?

2 Answers   Infosys,


What happens when the gate oxide is very thin?

3 Answers   Intel,


Give the expression for CMOS switching power dissipation?

2 Answers   Infosys,


Explain Cross section of an NMOS transistor?

0 Answers   Intel,


How logical gates are controlled by boolean logic?

0 Answers  


Advantages and disadvantages of Mealy and Moore?

2 Answers   Intel,


What is the depletion region?

1 Answers  


Draw the SRAM Write Circuitry

0 Answers   Infosys,


Categories