Differences between functions and Procedures in VHDL?
Answer Posted / princehari
VHDL procedures and functions greatly increase the power and
utility of the language for specifying designs. While these
constructs are being used extensively for modeling, most
VHDL synthesis tools limit their synthesis to a single
implementation style such as treating them as a component.
The authors evaluate four techniques for the synthesis of
procedures/functions and discuss their relative merits and
demerits. They examine these implementation styles in the
light of VHDL signals and wait statement semantics. The
results of the various implementation styles are shown on
several examples
| Is This Answer Correct ? | 12 Yes | 26 No |
Post New Answer View All Answers
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing transistor width.
What is the difference between synchronous and asynchronous reset?
What is the main function of metastability in vsdl?
Implement a 2 I/P and gate using Tran gates?
Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
For a single computer processor computer system, what is the purpose of a processor cache and describe its operation?
What does it mean “the channel is pinched off”?
what is SCR (Silicon Controlled Rectifier)?
What are the main issues associated with multiprocessor caches and how might you solve them?
What is the purpose of having depletion mode device?
Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)
what are three regions of operation of MOSFET and how are they used?
Design an 8 is to 3 encoder using 4 is to encoder?
6-T XOR gate?