Differences between functions and Procedures in VHDL?
- 5 Answers
- 53859 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / princehari
VHDL procedures and functions greatly increase the power and
utility of the language for specifying designs. While these
constructs are being used extensively for modeling, most
VHDL synthesis tools limit their synthesis to a single
implementation style such as treating them as a component.
The authors evaluate four techniques for the synthesis of
procedures/functions and discuss their relative merits and
demerits. They examine these implementation styles in the
light of VHDL signals and wait statement semantics. The
results of the various implementation styles are shown on
several examples
| Is This Answer Correct ? | 12 Yes | 26 No |
Post New Answer View All Answers
Explain the Working of a 2-stage OPAMP?
What is the function of tie-high and tie-low cells?
What is the critical path in a SRAM?
What are the different gates where boolean logic are applicable?
Why do we gradually increase the size of inverters in buffer design? Why not give the output of a circuit to one large inverter?
What are the ways to Optimize the Performance of a Difference Amplifier?
Explain Cross section of an NMOS transistor?
Draw the Layout of an Inverter?
Explain the working of Insights of a pass gate ?
Give the logic expression for an AOI gate. Draw its transistor level equivalent. Draw its stick diagram
Mention what are the two types of procedural blocks in Verilog?
What types of high speed CMOS circuits have you designed?
what is SCR (Silicon Controlled Rectifier)?
Explain the operation considering a two processor computer system with a cache for each processor.
Write a program to explain the comparator?
