Interested to Buy Any Domain ? << Click Here >> for more details...
Differences between functions and Procedures in VHDL?
- 5 Answers
- 54989 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / princehari
VHDL procedures and functions greatly increase the power and
utility of the language for specifying designs. While these
constructs are being used extensively for modeling, most
VHDL synthesis tools limit their synthesis to a single
implementation style such as treating them as a component.
The authors evaluate four techniques for the synthesis of
procedures/functions and discuss their relative merits and
demerits. They examine these implementation styles in the
light of VHDL signals and wait statement semantics. The
results of the various implementation styles are shown on
several examples
| Is This Answer Correct ? | 12 Yes | 26 No |
Post New Answer View All Answers
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing Vgs.
Explain Cross section of a PMOS transistor?
Implement a function with both ratioes and domino logic and merits and demerits of each logic?
What transistor level design tools are you proficient with? What types of designs were they used on?
Explain how binary number can give a signal or convert into a digital signal?
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
Explain the Working of a 2-stage OPAMP?
Draw the stick diagram of a NOR gate. Optimize it
What are the steps involved in preventing the metastability?
Why does the present vlsi circuits use mosfets instead of bjts?
What is the critical path in a SRAM?
How to improve these parameters? (Cascode topology, use long channel transistors)
For CMOS logic, give the various techniques you know to minimize power consumption
What is Noise Margin? Explain the procedure to determine Noise Margin?
How does Vbe and Ic change with temperature?
