Differences between functions and Procedures in VHDL?
- 5 Answers
- 52694 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / princehari
VHDL procedures and functions greatly increase the power and
utility of the language for specifying designs. While these
constructs are being used extensively for modeling, most
VHDL synthesis tools limit their synthesis to a single
implementation style such as treating them as a component.
The authors evaluate four techniques for the synthesis of
procedures/functions and discuss their relative merits and
demerits. They examine these implementation styles in the
light of VHDL signals and wait statement semantics. The
results of the various implementation styles are shown on
several examples
| Is This Answer Correct ? | 12 Yes | 26 No |
Post New Answer View All Answers
Explain the Charge Sharing problem while sampling data from a Bus?
Mention what are the two types of procedural blocks in Verilog?
What was your role in the silicon evaluation or product ramp? What tools did you use?
Explain how binary number can give a signal or convert into a digital signal?
Design an 8 is to 3 encoder using 4 is to encoder?
Implement F= not (AB+CD) using CMOS gates?
Draw the Differential Sense Amplifier and explain its working. Any idea how to size this circuit? (Consider Channel Length Modulation)
How to improve these parameters? (Cascode topology, use long channel transistors)
Explain the working of Insights of an inverter ?
What was your role in the silicon evaluation/product ramp? What tools did you use?
What are the Advantages and disadvantages of Mealy and Moore?
What are the different design constraints occur in the synthesis phase?
What is the critical path in a SRAM?
Explain the three regions of operation of a mosfet.
Explain Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
