Differences between functions and Procedures in VHDL?
- 5 Answers
- 53290 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / princehari
VHDL procedures and functions greatly increase the power and
utility of the language for specifying designs. While these
constructs are being used extensively for modeling, most
VHDL synthesis tools limit their synthesis to a single
implementation style such as treating them as a component.
The authors evaluate four techniques for the synthesis of
procedures/functions and discuss their relative merits and
demerits. They examine these implementation styles in the
light of VHDL signals and wait statement semantics. The
results of the various implementation styles are shown on
several examples
| Is This Answer Correct ? | 12 Yes | 26 No |
Post New Answer View All Answers
What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?
What are the main issues associated with multiprocessor caches and how might you solve them?
Describe the various effects of scaling?
Explain how Verilog is different to normal programming language?
What is the function of enhancement mode transistor?
What are the changes that are provided to meet design power targets?
Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing transistor width.
Explain the operation of a 6T-SRAM cell?
what is Slack?
How does the size of PMOS Pull Up transistors (for bit & bit- lines) affect SRAM's performance?
Explain the Working of a 2-stage OPAMP?
Explain the working of Insights of a pass gate ?
What is the critical path in a SRAM?
Explain what is the depletion region?
