Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...


Explain the difference between write through and write back
cache.

Answers were Sorted based on User's Feedback



Explain the difference between write through and write back cache...

Answer / me

Write Through. After writing in cache memory, main memory is
updated too inmediatly to mantain reliability

Write Back After writing in cache memory a flag bit called
dirty bit is set. When this value need to be replaced that
bit is check, if it is set then the value is taken to main
memory

Is This Answer Correct ?    46 Yes 11 No

Explain the difference between write through and write back cache...

Answer / hari patel

Write Through : Main and cash memory are updated simultaneously.

Write Back : First write cash memory find difference w.r.t
revious value and load difference in main memory.

Is This Answer Correct ?    10 Yes 1 No

Post New Answer

More VLSI Interview Questions

what is short Channel effect.

2 Answers  


What is Fermi level?

5 Answers  


In vlsi chip 1000s of transistors are dropped, specifically categorized. Which method is used to achieve this & how it is done practically?

0 Answers  


Cross section of an NMOS transistor?

3 Answers   Intel,


what are three regions of operation of MOSFET and how are they used?

0 Answers  


What is the critical path in a SRAM?

0 Answers  


If an/ap = 0.5, an/ap = 1, an/ap = 3, for 3 inverters draw the transfer characteristics?

0 Answers   Intel,


Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?

0 Answers   Infosys,


What types of high speed CMOS circuits have you designed?

0 Answers   Intel,


What products have you designed which have entered high volume production?

1 Answers   Intel,


Insights of a Tri-State Inverter?

3 Answers   Intel,


what is SCR (Silicon Controlled Rectifier)?

0 Answers  


Categories