Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...


Explain the difference between write through and write back
cache.

Answers were Sorted based on User's Feedback



Explain the difference between write through and write back cache...

Answer / me

Write Through. After writing in cache memory, main memory is
updated too inmediatly to mantain reliability

Write Back After writing in cache memory a flag bit called
dirty bit is set. When this value need to be replaced that
bit is check, if it is set then the value is taken to main
memory

Is This Answer Correct ?    46 Yes 11 No

Explain the difference between write through and write back cache...

Answer / hari patel

Write Through : Main and cash memory are updated simultaneously.

Write Back : First write cash memory find difference w.r.t
revious value and load difference in main memory.

Is This Answer Correct ?    10 Yes 1 No

Post New Answer

More VLSI Interview Questions

What is the difference between the mealy and moore state machine?

0 Answers  


Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.

1 Answers   Intel,


What is Noise Margin? Explain the procedure to determine Noise Margin?

4 Answers   Amkor, Cisco, Infosys, Intel,


What are the different design constraints occur in the synthesis phase?

0 Answers  


If the substrate doping concentration increase, or temperature increases, how will Vt change? it increase or decrease?

1 Answers  


What are the different ways in which antenna violation can be prevented?

0 Answers  


Id vs. Vds Characteristics of NMOS and PMOS transistors?

1 Answers   Brillient, Intel, ISRO,


Explain how Verilog is different to normal programming language?

0 Answers  


Explain why is the number of gate inputs to cmos gates usually limited to four?

0 Answers  


How about voltage source?

0 Answers  


Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?

0 Answers   Infosys,


For a 0.18um and 0.8um technology MOSFET, which has a higher cutoff frequency?

2 Answers  


Categories