Interested to Buy Any Domain ? << Click Here >> for more details...
Give the various techniques you know to minimize power
consumption?
- 5 Answers
- 12922 Views
- I also Faced
- E-Mail Answers
Answers were Sorted based on User's Feedback
Answer / garima
1.Dynamic Frequency scaling: use of programmable dividers.
2. Good RTL coding techinques,
1.using clock gating cells during RTL phasing with
intelligent gating enabling logic.
2. using gray coding.
Do not depen entirely on sythesis inserted clock gating
3. Dynamic Voltage scaling.
4. Low power modes: application based most of the cores ex
ARM supports various modes.
5. Power Gating : SRPG.
| Is This Answer Correct ? | 6 Yes | 0 No |
Answer / narayanachowdary
clock gating
multiple thresholdvoltages,
logic restructuring,....
| Is This Answer Correct ? | 2 Yes | 0 No |
Answer / narendra
Hi Panchamiukhi, can you please elaborate on 2nd and 3rd
options? They sound interesting but didnt understand. Thanks
| Is This Answer Correct ? | 0 Yes | 0 No |
Answer / jaya suriya.i
1.reduce the vdd.its
2.using short channel devices(its very complicated).
3.reduce the load capacitance of cmos..
| Is This Answer Correct ? | 0 Yes | 0 No |
Answer / panchamukhi.ellur
Various techniques are available to minimize the power
consumption such as
1)Multiple vdd technique ,depnding on application and power
required for that particular module use specific power
supply(vdd).
2)Using multiple thickness of THINOXIDE
3)To avoid short ckt current stack tecniques
| Is This Answer Correct ? | 0 Yes | 4 No |
What are the different measures that are required to achieve the design for better yield?
Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.
What types of CMOS memories have you designed? What were their size? Speed?
Differences between Array and Booth Multipliers?
What is the critical path in a SRAM?
You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?
For f = AB+CD if B is S-a-1, what r the test vectors needed to detect the fault?
How to find the read failiure probablity in SRAM?
what is Latch up?How to avoid Latch up?
Explain CMOS Inverter transfer characteristics?
What transistor level design tools are you proficient with? What types of designs were they used on?
what is charge sharing?
86 Family 
