Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...

Differences between functions and Procedures in VHDL?

Answer Posted / manav rathi

function:
1:executes in zero stimulation time.
2:usually return a single value.
3:parameters of mode IN.
4:do not have wait statement.
5:function call state always concurrent.
procedure:
1:may or may not execute in zero stimulation time depending
upon whether it has wait statement or not.
2:may or may not retun a single value.
3:parameters of in,out or inout.
4:has wait statement.
5:procedure call statement may be cocurrent or sequential.

Is This Answer Correct ?    184 Yes 8 No



Post New Answer       View All Answers


Please Help Members By Posting Answers For Below Questions

For f = AB+CD if B is S-a-1, what are the test vectors needed to detect the fault?

1257


For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)

1279


what is Slack?

1193


What are the different gates where boolean logic are applicable?

1069


For CMOS logic, give the various techniques you know to minimize power consumption

1410


How binary number can give a signal or convert into a digital signal?

1247


What is look up table in vlsi?

986


What is the difference between the mealy and moore state machine?

1121


What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?

2891


Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;

1608


What is the difference between synchronous and asynchronous reset?

1094


What does the above code synthesize to?

2606


what is a sequential circuit?

1172


Draw the stick diagram of a NOR gate. Optimize it

1293


Draw a transistor level two input NAND gate. Explain its sizing (a) considering Vth (b) for equal rise and fall times

1663