Implement a 2 I/P and gate using Tran gates?
No Answer is Posted For this Question
Be the First to Post Answer
what is verilog?
Why is OOPS called OOPS? (C++)
For a 0.18um and 0.8um technology MOSFET, which has a higher cutoff frequency?
If not into production, how far did you follow the design and why did not you see it into production?
Explain the operation of a 6T-SRAM cell?
what is charge sharing?
What happens if we increase the number of contacts or via from one metal layer to the next?
What does the above code synthesize to?
Insights of an inverter. Explain the working?
How to find the read failiure probablity in SRAM?
What r the phenomenon which come into play when the devices are scaled to the sub-micron lengths?
If an/ap = 0.5, an/ap = 1, an/ap = 3, for 3 inverters draw the transfer characteristics?