Differences between Signals and Variables in VHDL? If the
same code is written using Signals and Variables what does
it synthesize to?
Answer / seetharamukg
Signals updates a value after some "delta" time or at the
end of the process. But variable updates a value immediately.
Both variable and signals are synthesizable.
Designer should know hoe to use these 2 objects.
Ex: Signal usage
Library IEEE;
use IEEE.std_logic_1164.all;
entity xor_sig is
port (
A, B, C: in STD_LOGIC;
X, Y: out STD_LOGIC
);
end xor_sig;
architecture SIG_ARCH of xor_sig is
signal D: STD_LOGIC;
begin
SIG:process (A,B,C)
begin
D <= A; -- ignored !!
X <= C xor D;
D <= B; -- overrides !!
Y <= C xor D;
end process;
end SIG_ARCH;
Variable usage:
Library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;
entity xor_var is
port (
A, B, C: in STD_LOGIC;
X, Y: out STD_LOGIC
);
end xor_var;
architecture VAR_ARCH of xor_var is
begin
VAR:process (A,B,C)
variable D: STD_LOGIC;
begin
D := A;
X <= C xor D;
D := B;
Y <= C xor D;
end process;
end VAR_ARCH;
| Is This Answer Correct ? | 48 Yes | 9 No |
What is the function of tie-high and tie-low cells?
Give the expression for CMOS switching power dissipation?
2 Answers Cypress Semiconductor,
What is polymorphism? (C++)
What are the steps required to solve setup and hold violations in vlsi?
How does a pn junction works?
For a NMOS transistor acting as a pass transistor, say the gate is connected to VDD, give the output for a square pulse input going from 0 to VDD
What is the ideal input and output resistance of a current source?
Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing transistor width.
What are the steps involved in designing an optimal pad ring?
What types of high speed CMOS circuits have you designed?
How does the size of PMOS Pull Up transistors (for bit & bit- lines) affect SRAM's performance?