Answer / seetharamukg

Signals updates a value after some "delta" time or at the
end of the process. But variable updates a value immediately.

Both variable and signals are synthesizable.
Designer should know hoe to use these 2 objects.

Ex: Signal usage
Library IEEE;
use IEEE.std_logic_1164.all;
entity xor_sig is
port (
A, B, C: in STD_LOGIC;
X, Y: out STD_LOGIC
);
end xor_sig;
architecture SIG_ARCH of xor_sig is
signal D: STD_LOGIC;
begin
SIG:process (A,B,C)
begin
D <= A; -- ignored !!
X <= C xor D;
D <= B; -- overrides !!
Y <= C xor D;
end process;
end SIG_ARCH;

Variable usage:
Library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;
entity xor_var is
port (
A, B, C: in STD_LOGIC;
X, Y: out STD_LOGIC
);
end xor_var;
architecture VAR_ARCH of xor_var is
begin
VAR:process (A,B,C)
variable D: STD_LOGIC;
begin
D := A;
X <= C xor D;
D := B;
Y <= C xor D;
end process;
end VAR_ARCH;

For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)

0 Answers   Infosys,

---

Explain the sizing of the inverter?

1 Answers   Intel,

---

Basic Stuff related to Perl?

0 Answers   Intel,

---

Why is Extraction performed?

1 Answers   Intel,

---

Insights of a pass gate. Explain the working?

0 Answers   Intel,

---

Explain the working of differential sense amplifier?

1 Answers  

---

Explain why present VLSI circuits use MOSFETs instead of BJTs?

0 Answers  

---

What does it mean “the channel is pinched off”?

0 Answers  

---

In what cases do you need to double clock a signal before presenting it to a synchronous state machine?

1 Answers   Intel,

---

How many bit combinations are there in a byte?

6 Answers   Intel,

---

What is the function of chain reordering?

0 Answers  

---

What does the above code synthesize to?

0 Answers   Intel,

---