Differences between Signals and Variables in VHDL? If the
same code is written using Signals and Variables what does
it synthesize to?
Answer / seetharamukg
Signals updates a value after some "delta" time or at the
end of the process. But variable updates a value immediately.
Both variable and signals are synthesizable.
Designer should know hoe to use these 2 objects.
Ex: Signal usage
Library IEEE;
use IEEE.std_logic_1164.all;
entity xor_sig is
port (
A, B, C: in STD_LOGIC;
X, Y: out STD_LOGIC
);
end xor_sig;
architecture SIG_ARCH of xor_sig is
signal D: STD_LOGIC;
begin
SIG:process (A,B,C)
begin
D <= A; -- ignored !!
X <= C xor D;
D <= B; -- overrides !!
Y <= C xor D;
end process;
end SIG_ARCH;
Variable usage:
Library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;
entity xor_var is
port (
A, B, C: in STD_LOGIC;
X, Y: out STD_LOGIC
);
end xor_var;
architecture VAR_ARCH of xor_var is
begin
VAR:process (A,B,C)
variable D: STD_LOGIC;
begin
D := A;
X <= C xor D;
D := B;
Y <= C xor D;
end process;
end VAR_ARCH;
Is This Answer Correct ? | 48 Yes | 9 No |
How can you model a SRAM at RTL Level?
Are you familiar with VHDL and/or Verilog?
If not into production, how far did you follow the design and why did not you see it into production?
Why is OOPS called OOPS? (C++)
what is body effect?
Explain the operation of a 6T-SRAM cell?
What transistor level design tools are you proficient with? What types of designs were they used on?
What are the Factors affecting Power Consumption on a chip?
What is polymorphism? (C++)
Differences between D-Latch and D flip-flop?
17 Answers AIT, Intel, Sibridge Technologies,
Why does the present vlsi circuits use mosfets instead of bjts?
what is the difference between the testing and verification?