Differences between functions and Procedures in VHDL?
- 5 Answers
- 53775 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / amar
functions are the one which conatiin some algorithm and
execute in zero simulation time where as procedures may
consume some simulation time when its getting executed
you can compare with verilog task and functions as well
| Is This Answer Correct ? | 35 Yes | 14 No |
Post New Answer View All Answers
What is the difference between nmos and pmos technologies?
How does Vbe and Ic change with temperature?
Explain various adders and difference between them?
What is threshold voltage?
Explain Basic Stuff related to Perl?
What are the main issues associated with multiprocessor caches and how might you solve them?
What was your role in the silicon evaluation/product ramp? What tools did you use?
Explain how Verilog is different to normal programming language?
What is the function of chain reordering?
Draw the SRAM Write Circuitry
Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;
Explain what is multiplexer?
What are the different gates where boolean logic are applicable?
What is the main function of metastability in vsdl?
what is the use of defpararm?
