Differences between functions and Procedures in VHDL?

Answer Posted / amar

functions are the one which conatiin some algorithm and
execute in zero simulation time where as procedures may
consume some simulation time when its getting executed

you can compare with verilog task and functions as well

Is This Answer Correct ?    35 Yes 14 No



Post New Answer       View All Answers


Please Help Members By Posting Answers For Below Questions

Differences between Array and Booth Multipliers?

3639


What does the above code synthesize to?

2135


What is the difference between nmos and pmos technologies?

747


If an/ap = 0.5, an/ap = 1, an/ap = 3, for 3 inverters draw the transfer characteristics?

2125


Approximately, what were the sizes of your transistors in the SRAM cell? How did you arrive at those sizes?

783






Explain the Various steps in Synthesis?

2933


How to improve these parameters? (Cascode topology, use long channel transistors)

1794


Explain the working of 4-bit Up/down Counter?

4104


what are three regions of operation of MOSFET and how are they used?

798


what is verilog?

715


For a single computer processor computer system, what is the purpose of a processor cache and describe its operation?

2003


Implement F= not (AB+CD) using CMOS gates?

3645


What is Noise Margin? Explain the procedure to determine Noise Margin?

2070


Explain how Verilog is different to normal programming language?

781


What transistor level design tools are you proficient with? What types of designs were they used on?

4671