Answer / puli

latch up is the condition in which parasitic elements
establish a low impedance path between vdd and vss resulting
undesirable effects.



use guard rings or use well,substrate taps to prevent the
latch up

Answer / pawan hegde

1.GUARD RING , 2.Appropriate TAPS, 3.MAINTAIN WELL
PROXIMITY , 4 .Use Triple Well process , 5.Dual well
process 6 ???

what is the difference between the testing and verification?

1 Answers   Intel,

---

Give the expression for CMOS switching power dissipation?

2 Answers   Infosys,

---

what is the use of defpararm?

0 Answers  

---

Draw the Layout of an Inverter?

0 Answers   Intel,

---

what is SCR (Silicon Controlled Rectifier)?

0 Answers  

---

Implement a function with both ratioed and domino logic and merits and demerits of each logic?

0 Answers   Intel,

---

Advantages and disadvantages of Mealy and Moore?

2 Answers   Intel,

---

What?s the critical path in a SRAM?

2 Answers   Infosys, Intel, Texas,

---

What is Noise Margin? Explain the procedure to determine Noise Margin?

4 Answers   Amkor, Cisco, Infosys, Intel,

---

Which gate is normally preferred while implementing circuits using CMOS logic, NAND or NOR? Why?

13 Answers   Intel,

---

Explain the working of differential sense amplifier?

1 Answers  

---

Explain various adders and diff between them?

1 Answers   Intel,

---