What happens if we delay the enabling of Clock signal?

Question Posted / shilpa

4 Answers
7261 Views
I also Faced
E-Mail Answers

Answers were Sorted based on User's Feedback

What happens if we delay the enabling of Clock signal?..

Answer / nsn

hold time violations will occur

Is This Answer Correct ?

4 Yes

0 No

What happens if we delay the enabling of Clock signal?..

Answer / guest

When we delay enabling of clock signal , it gives as
instability of the signal . The hold time gets increased .

Is This Answer Correct ?

3 Yes

0 No

What happens if we delay the enabling of Clock signal?..

Answer / asan ibrahim

skew will apear

Is This Answer Correct ?

0 Yes

0 No

What happens if we delay the enabling of Clock signal?..

Answer / vivek

it may lead to setup and hold time violations.

Is This Answer Correct ?

0 Yes

2 No

Post New Answer

More VLSI Interview Questions

Mention what are the two types of procedural blocks in Verilog?

0 Answers

Explain how Verilog is different to normal programming language?

0 Answers

What transistor level design tools are you proficient with? What types of designs were they used on?

0 Answers Intel,

Draw the Layout of an Inverter?

0 Answers Intel,

Write a VLSI program that implements a toll booth controller?

0 Answers Patni,

What is clock feed through?

2 Answers Intel,

What?s the difference between Testing & Verification?

6 Answers Infosys,

Draw a CMOS Inverter. Explain its transfer characteristics

0 Answers Infosys,

You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?

0 Answers Intel,

Explain about 6-T XOR gate?

0 Answers Intel,

How does a pn junction works?

2 Answers Wipro,

What is the function of enhancement mode transistor?

0 Answers

For more VLSI Interview Questions Click Here