What happens if we delay the enabling of Clock signal?

Answers were Sorted based on User's Feedback



What happens if we delay the enabling of Clock signal?..

Answer / nsn

hold time violations will occur

Is This Answer Correct ?    4 Yes 0 No

What happens if we delay the enabling of Clock signal?..

Answer / guest

When we delay enabling of clock signal , it gives as
instability of the signal . The hold time gets increased .

Is This Answer Correct ?    3 Yes 0 No

What happens if we delay the enabling of Clock signal?..

Answer / asan ibrahim

skew will apear

Is This Answer Correct ?    0 Yes 0 No

What happens if we delay the enabling of Clock signal?..

Answer / vivek

it may lead to setup and hold time violations.

Is This Answer Correct ?    0 Yes 2 No

Post New Answer

More VLSI Interview Questions

Explain the various Capacitances associated with a transistor and which one of them is the most prominent?

2 Answers   Intel,


Give the expression for CMOS switching power dissipation?

2 Answers   Infosys,


What are set up time & hold time constraints? What do they signify?

3 Answers  


Insights of a 2 input NOR gate. Explain the working?

1 Answers   Infosys, Intel,


For CMOS logic, give the various techniques you know to minimize power consumption

0 Answers   Infosys,


If an/ap = 0.5, an/ap = 1, an/ap = 3, for 3 inverters draw the transfer characteristics?

0 Answers   Intel,


Explain what is the use of defpararm?

0 Answers  


Explain ASIC Design Flow?

2 Answers   Intel, JK Associates, Mind Tree,


What is the main function of metastability in vsdl?

0 Answers  


What is charge sharing?

2 Answers   Cypress Semiconductor, Intel,


What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?

0 Answers   Intel,


what is the difference between the testing and verification?

1 Answers   Intel,


Categories