Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...


What happens if we delay the enabling of Clock signal?

Answers were Sorted based on User's Feedback



What happens if we delay the enabling of Clock signal?..

Answer / nsn

hold time violations will occur

Is This Answer Correct ?    4 Yes 0 No

What happens if we delay the enabling of Clock signal?..

Answer / guest

When we delay enabling of clock signal , it gives as
instability of the signal . The hold time gets increased .

Is This Answer Correct ?    3 Yes 0 No

What happens if we delay the enabling of Clock signal?..

Answer / asan ibrahim

skew will apear

Is This Answer Correct ?    0 Yes 0 No

What happens if we delay the enabling of Clock signal?..

Answer / vivek

it may lead to setup and hold time violations.

Is This Answer Correct ?    0 Yes 2 No

Post New Answer

More VLSI Interview Questions

What is Fermi level?

5 Answers  


If not into production, how far did you follow the design and why did not you see it into production?

1 Answers   Intel,


You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?

4 Answers   Intel,


Explain what is slack?

0 Answers  


Explain various adders and diff between them?

1 Answers   Intel,


How to improve these parameters? (Cascode topology, use long channel transistors)

0 Answers  


How can you model a SRAM at RTL Level?

0 Answers   Infosys,


What types of CMOS memories have you designed? What were their size? Speed?

0 Answers   Intel, Wipro,


Explain what is Verilog?

0 Answers  


Draw the Layout of an Inverter?

0 Answers   Intel,


What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?

0 Answers   Intel,


Explain ASIC Design Flow?

2 Answers   Intel, JK Associates, Mind Tree,


Categories