What happens if we delay the enabling of Clock signal?
- 4 Answers
- 5813 Views
- I also Faced
- E-Mail Answers
Answers were Sorted based on User's Feedback
Answer / guest
When we delay enabling of clock signal , it gives as
instability of the signal . The hold time gets increased .
| Is This Answer Correct ? | 3 Yes | 0 No |
Differences between IRSIM and SPICE?
Write a program to explain the comparator?
For CMOS logic, give the various techniques you know to minimize power consumption
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing Vgs.
Draw the Cross Section of an Inverter? Clearly show all the connections between M1 and poly, M1 and diffusion layers etc?
What products have you designed which have entered high volume production?
Cross section of an NMOS transistor?
Why do we use a Clock tree?
How does the size of PMOS Pull Up transistors (for bit & bit- lines) affect SRAM's performance?
What is Noise Margin? Explain the procedure to determine Noise Margin?
4 Answers Amkor, Cisco, Infosys, Intel,
Suppose you have a combinational circuit between two registers driven by a clock. What will you do if the delay of the combinational circuit is greater than your clock signal? (You can't resize the combinational circuit transistors)
What happens to delay if you increase load capacitance?
86 Family 
