What happens if we delay the enabling of Clock signal?

Question Posted / shilpa

4 Answers
7221 Views
I also Faced
E-Mail Answers

Answers were Sorted based on User's Feedback

What happens if we delay the enabling of Clock signal?..

Answer / nsn

hold time violations will occur

Is This Answer Correct ?

4 Yes

0 No

What happens if we delay the enabling of Clock signal?..

Answer / guest

When we delay enabling of clock signal , it gives as
instability of the signal . The hold time gets increased .

Is This Answer Correct ?

3 Yes

0 No

What happens if we delay the enabling of Clock signal?..

Answer / asan ibrahim

skew will apear

Is This Answer Correct ?

0 Yes

0 No

What happens if we delay the enabling of Clock signal?..

Answer / vivek

it may lead to setup and hold time violations.

Is This Answer Correct ?

0 Yes

2 No

Post New Answer

More VLSI Interview Questions

Insights of a Tri-State Inverter?

3 Answers Intel,

What is the main function of metastability in vsdl?

0 Answers

What are the different design constraints occur in the synthesis phase?

0 Answers

Explain how logical gates are controlled by Boolean logic?

0 Answers

Explain the operation of a 6T-SRAM cell?

0 Answers Intel,

Give various factors on which threshold voltage depends.

0 Answers

Differences between functions and Procedures in VHDL?

5 Answers Intel,

Write a pseudo code for sorting the numbers in an array?

2 Answers Intel,

Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)

0 Answers Infosys,

Describe the various effects of scaling?

0 Answers Infosys,

In the design of a large inverter, why do we prefer to connect small transistors in parallel (thus increasing effective width) rather than lay out one transistor with large width?

0 Answers Infosys,

Why don?t we use just one NMOS or PMOS transistor as a transmission gate?

2 Answers Infosys,

For more VLSI Interview Questions Click Here