What happens if we delay the enabling of Clock signal?
Answers were Sorted based on User's Feedback
Answer / guest
When we delay enabling of clock signal , it gives as
instability of the signal . The hold time gets increased .
Is This Answer Correct ? | 3 Yes | 0 No |
Explain the various Capacitances associated with a transistor and which one of them is the most prominent?
Give the expression for CMOS switching power dissipation?
What are set up time & hold time constraints? What do they signify?
Insights of a 2 input NOR gate. Explain the working?
For CMOS logic, give the various techniques you know to minimize power consumption
If an/ap = 0.5, an/ap = 1, an/ap = 3, for 3 inverters draw the transfer characteristics?
Explain what is the use of defpararm?
Explain ASIC Design Flow?
2 Answers Intel, JK Associates, Mind Tree,
What is the main function of metastability in vsdl?
What is charge sharing?
2 Answers Cypress Semiconductor, Intel,
What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?
what is the difference between the testing and verification?