What happens if we delay the enabling of Clock signal?
Answers were Sorted based on User's Feedback
Answer / guest
When we delay enabling of clock signal , it gives as
instability of the signal . The hold time gets increased .
| Is This Answer Correct ? | 3 Yes | 0 No |
What is Fermi level?
If not into production, how far did you follow the design and why did not you see it into production?
You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?
Explain what is slack?
Explain various adders and diff between them?
How to improve these parameters? (Cascode topology, use long channel transistors)
How can you model a SRAM at RTL Level?
What types of CMOS memories have you designed? What were their size? Speed?
Explain what is Verilog?
Draw the Layout of an Inverter?
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
Explain ASIC Design Flow?
2 Answers Intel, JK Associates, Mind Tree,