Answer / sudeep

This is cache write hit policy,
1. write through:- The information is written to both the
cache and the main memory upon a hit,
2. write back:- The inforamtion is written to only cache,
the main memory is updated upon a read miss.

Answer / achal ubbott

1. Write Through policy is relatively slower. but offers
advantage of coherence between cache and main memory.

2. Write Back is faster and frquently used. It makes use of
Dirty bit. If the data in cache is not in coherence with
one in main memory then Dirty bit is set.

Basic Stuff related to Perl?

0 Answers   Intel,

---

What is component binding?

2 Answers   Intel,

---

Explain Basic Stuff related to Perl?

0 Answers   Intel,

---

Explain the operation of a 6T-SRAM cell?

0 Answers   Intel,

---

Explain Cross section of an NMOS transistor?

0 Answers   Intel,

---

Explain Custom Design Flow?

2 Answers   Intel,

---

Insights of a Tri-State Inverter?

3 Answers   Intel,

---

Approximately, what were the sizes of your transistors in the SRAM cell? How did you arrive at those sizes?

0 Answers   Infosys,

---

what is Latch up?How to avoid Latch up?

3 Answers  

---

What is threshold voltage?

0 Answers  

---

What r the phenomenon which come into play when the devices are scaled to the sub-micron lengths?

4 Answers   Intel,

---

Draw the Layout of an Inverter?

0 Answers   Intel,

---