Answer / nikki

Post layout extraction is neccessary to get the accurate
netlist , with parasitic capacitance and rasistance. Post
layout simulation are done using the extracted neltist as
this gives a better approximation of what the circuit
behaviour would be in silicon.

What are the ways to Optimize the Performance of a Difference Amplifier?

0 Answers  

---

What are the steps involved in preventing the metastability?

0 Answers  

---

What happens if we use an Inverter instead of the Differential Sense Amplifier?

0 Answers   Infosys,

---

What are the main issues associated with multiprocessor caches and how might you solve them?

0 Answers   Intel,

---

Insights of a Tri-state inverter?

1 Answers   Intel,

---

What are the different classification of the timing control?

0 Answers  

---

What are the different design constraints occur in the synthesis phase?

0 Answers  

---

Draw the SRAM Write Circuitry

0 Answers   Infosys,

---

Explain about stuck at fault models, scan design, BIST and IDDQ testing?

3 Answers   Intel,

---

Differences between Signals and Variables in VHDL? If the same code is written using Signals and Variables what does it synthesize to?

1 Answers   IIT, Intel,

---

If the current thru the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?

1 Answers   Intel,

---

How to improve these parameters? (Cascode topology, use long channel transistors)

0 Answers  

---