Why is Extraction performed?
- 1 Answers
- 7151 Views
- Intel, I also Faced
- E-Mail Answers
Answer / nikki
Post layout extraction is neccessary to get the accurate
netlist , with parasitic capacitance and rasistance. Post
layout simulation are done using the extracted neltist as
this gives a better approximation of what the circuit
behaviour would be in silicon.
| Is This Answer Correct ? | 10 Yes | 1 No |
In vlsi chip 1000s of transistors are dropped, specifically categorized. Which method is used to achieve this & how it is done practically?
what is verilog?
what is the use of defpararm?
Why don?t we use just one NMOS or PMOS transistor as a transmission gate?
Are you familiar with VHDL and/or Verilog?
What are the different limitations in increasing the power supply to reduce delay?
What is charge sharing?
2 Answers Cypress Semiconductor, Intel,
what is charge sharing?
What is LVS, DRC?
Tell me the parameters as many as possible you know that used to character an amplifier?
Mention what are the two types of procedural blocks in Verilog?
what is SCR (Silicon Controlled Rectifier)?
86 Family 
