Interested to Buy Any Domain ? << Click Here >> for more details...
What is Fermi level?
- 5 Answers
- 11184 Views
- I also Faced
- E-Mail Answers
Answers were Sorted based on User's Feedback
Answer / vivek
Fermi level in an intrinsic semiconductor; located not
exactly in the center of the energy gap because of the
different effective mass of electron and hole.
energy level in solids at which the Fermi-Dirac
distribution function is equal to 0.5.
| Is This Answer Correct ? | 11 Yes | 3 No |
Answer / sushant
Fermilevel is a intrinsic semiconductory describing the
energy level in between valence band and conduction band
| Is This Answer Correct ? | 6 Yes | 1 No |
Answer / riya bipradas pal
Fermi level lies in between (may not be exactly at the center) the conduction band band and the valence band . An electron can only reach the conduction band from the valance band only if it has got energy higher than the energy of the fermi level energy or fermi band energy .
| Is This Answer Correct ? | 3 Yes | 0 No |
Answer / srinivas
the energy which corresponds to the centre of gravity of
free electrons and holes weighted according to their
energies.
| Is This Answer Correct ? | 1 Yes | 3 No |
Answer / karthik
Fermi level: It is the energy level in between of Covalent
Band to Valence Band.Either, to change the energy level band
from covalent to valence (or) valence to covalent band.
| Is This Answer Correct ? | 2 Yes | 9 No |
Explain what is Verilog?
Explain why & how a MOSFET works?
What is setup time and hold time?
Have you studied buses? What types?
What are the different gates where boolean logic are applicable?
A circuit has 1 input X and 2 outputs A and B. If X = HIGH for 4 clock ticks, A = 1. If X = LOW for 4 clock ticks, B = 1. Draw a state diagram for this Spec?
Explain about 6-T XOR gate?
In vlsi chip 1000s of transistors are dropped, specifically categorized. Which method is used to achieve this & how it is done practically?
Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
How to find the read failiure probablity in SRAM?
How to improve these parameters? (Cascode topology, use long channel transistors)
86 Family 
