What is Fermi level?
- 5 Answers
- 9072 Views
- I also Faced
- E-Mail Answers
Answers were Sorted based on User's Feedback
Answer / vivek
Fermi level in an intrinsic semiconductor; located not
exactly in the center of the energy gap because of the
different effective mass of electron and hole.
energy level in solids at which the Fermi-Dirac
distribution function is equal to 0.5.
| Is This Answer Correct ? | 11 Yes | 3 No |
Answer / sushant
Fermilevel is a intrinsic semiconductory describing the
energy level in between valence band and conduction band
| Is This Answer Correct ? | 6 Yes | 1 No |
Answer / riya bipradas pal
Fermi level lies in between (may not be exactly at the center) the conduction band band and the valence band . An electron can only reach the conduction band from the valance band only if it has got energy higher than the energy of the fermi level energy or fermi band energy .
| Is This Answer Correct ? | 3 Yes | 0 No |
Answer / srinivas
the energy which corresponds to the centre of gravity of
free electrons and holes weighted according to their
energies.
| Is This Answer Correct ? | 1 Yes | 3 No |
Answer / karthik
Fermi level: It is the energy level in between of Covalent
Band to Valence Band.Either, to change the energy level band
from covalent to valence (or) valence to covalent band.
| Is This Answer Correct ? | 2 Yes | 9 No |
In vlsi chip 1000s of transistors are dropped, specifically categorized. Which method is used to achieve this & how it is done practically?
If not into production, how far did you follow the design and why did not you see it into production?
Draw the Cross Section of an Inverter? Clearly show all the connections between M1 and poly, M1 and diffusion layers etc?
Give the various techniques you know to minimize power consumption?
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
What types of CMOS memories have you designed? What were their size? Speed?
Draw the stick diagram of a NOR gate. Optimize it
Explain about stuck at fault models, scan design, BIST and IDDQ testing?
Explain the operation considering a two processor computer system with a cache for each processor.
what is Latch up?How to avoid Latch up?
Different ways of implementing a comparator?
What is the main function of metastability in vsdl?
86 Family 
