Interested to Buy Any Domain ? << Click Here >> for more details...
Have you studied pipelining? List the 5 stages of a 5 stage
pipeline. Assuming 1 clock per stage, what is the latency
of an instruction in a 5 stage machine? What is the
throughput of this machine ?
- 3 Answers
- 12392 Views
- Intel, I also Faced
- E-Mail Answers
Answers were Sorted based on User's Feedback
Answer / adi
Latency is 5 clocks
Throughput is 1 instruction/clock
| Is This Answer Correct ? | 18 Yes | 1 No |
Answer / inspiredminds
5 stages are:
Instruction Fetch
Instruction Decode
Execution
Data Memory(Read/write)
Write Back
Latency(time required for the first instruction to produce
output) is 5 cycles and for long stream of instructions the
throughput is 1 instruction per clock cycle.
| Is This Answer Correct ? | 12 Yes | 3 No |
Answer / el ingeniero
Instruction Fetch
Instruction Decode
Register File Access
Execute
Writeback
| Is This Answer Correct ? | 14 Yes | 11 No |
Are you familiar with the term snooping?
Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?
Working of a 2-stage OPAMP?
Give the expression for CMOS switching power dissipation?
2 Answers Cypress Semiconductor,
What is the purpose of having depletion mode device?
what is the doping?
How can you construct both PMOS and NMOS on a single substrate?
What happens to delay if you increase load capacitance?
What products have you designed which have entered high volume production?
Have you studied buses? What types?
Explain depletion region.
Explain what is the use of defpararm?
86 Family 
