Have you studied pipelining? List the 5 stages of a 5 stage
pipeline. Assuming 1 clock per stage, what is the latency
of an instruction in a 5 stage machine? What is the
throughput of this machine ?
Answers were Sorted based on User's Feedback
Answer / adi
Latency is 5 clocks
Throughput is 1 instruction/clock
| Is This Answer Correct ? | 18 Yes | 1 No |
Answer / inspiredminds
5 stages are:
Instruction Fetch
Instruction Decode
Execution
Data Memory(Read/write)
Write Back
Latency(time required for the first instruction to produce
output) is 5 cycles and for long stream of instructions the
throughput is 1 instruction per clock cycle.
| Is This Answer Correct ? | 12 Yes | 3 No |
Answer / el ingeniero
Instruction Fetch
Instruction Decode
Register File Access
Execute
Writeback
| Is This Answer Correct ? | 14 Yes | 11 No |
How do you size NMOS and PMOS transistors to increase the threshold voltage?
what is the use of defpararm?
Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?
What is the function of chain reordering?
How to improve these parameters? (Cascode topology, use long channel transistors)
Differences between blocking and Non-blocking statements in Verilog?
Explain the usage of the shared SPI bus?
Tell me the parameters as many as possible you know that used to character an amplifier?
Differences between functions and Procedures in VHDL?
Explain the Working of a 2-stage OPAMP?
What is pipelining and how can we increase throughput using pipelining?
If the current thru the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?