Have you studied pipelining? List the 5 stages of a 5 stage
pipeline. Assuming 1 clock per stage, what is the latency
of an instruction in a 5 stage machine? What is the
throughput of this machine ?
- 3 Answers
- 11205 Views
- Intel, I also Faced
- E-Mail Answers
Answers were Sorted based on User's Feedback
Answer / adi
Latency is 5 clocks
Throughput is 1 instruction/clock
| Is This Answer Correct ? | 18 Yes | 1 No |
Answer / inspiredminds
5 stages are:
Instruction Fetch
Instruction Decode
Execution
Data Memory(Read/write)
Write Back
Latency(time required for the first instruction to produce
output) is 5 cycles and for long stream of instructions the
throughput is 1 instruction per clock cycle.
| Is This Answer Correct ? | 12 Yes | 3 No |
Answer / el ingeniero
Instruction Fetch
Instruction Decode
Register File Access
Execute
Writeback
| Is This Answer Correct ? | 14 Yes | 11 No |
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
Give the logic expression for an AOI gate. Draw its transistor level equivalent. Draw its stick diagram
What is FPGA?
Suppose you have a combinational circuit between two registers driven by a clock. What will you do if the delay of the combinational circuit is greater than your clock signal? (You can't resize the combinational circuit transistors)
Cross section of a PMOS transistor?
Insights of a 2 input NAND gate. Explain the working?
Explain why is the number of gate inputs to cmos gates usually limited to four?
what is Early effects and their physical origin.
What was your role in the silicon evaluation/product ramp? What tools did you use?
If the substrate doping concentration increase, or temperature increases, how will Vt change? it increase or decrease?
What is the difference between synchronous and asynchronous reset?
What are the different design techniques required to create a layout for digital circuits?
86 Family 
