Answer / arjun_r

Input resistance - Must be very high(ideally infinite)
Output resistance - Must be very low(ideally zero)
Open Loop gain - Ideally Infinite
Input offset voltage - Ideally Zero
Output voltage range - Ideally Infinite
Slew Rate - desired to be high - High SR means the output is more sensitive to input
CMRR - Preferred High (Common mode gain should be low)

Explain depletion region.

0 Answers  

---

What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?

0 Answers   Intel,

---

What is setup time and hold time?

1 Answers   Intel,

---

Different ways of implementing a comparator?

1 Answers   Intel,

---

Define threshold voltage?

32 Answers   College School Exams Tests, Intel, JHG, Wipro,

---

How does Resistance of the metal lines vary with increasing thickness and increasing length?

3 Answers   Infosys,

---

How to improve these parameters? (Cascode topology, use long channel transistors)

0 Answers  

---

Explain why present VLSI circuits use MOSFETs instead of BJTs?

0 Answers  

---

What is the ideal input and output resistance of a current source?

0 Answers  

---

For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)

0 Answers   Infosys,

---

What is the main function of metastability in vsdl?

0 Answers  

---

Give the expression for CMOS switching power dissipation?

2 Answers   Infosys,

---