Answer / arjun_r

Input resistance - Must be very high(ideally infinite)
Output resistance - Must be very low(ideally zero)
Open Loop gain - Ideally Infinite
Input offset voltage - Ideally Zero
Output voltage range - Ideally Infinite
Slew Rate - desired to be high - High SR means the output is more sensitive to input
CMRR - Preferred High (Common mode gain should be low)

Differences between blocking and Non-blocking statements in Verilog?

5 Answers   Intel,

---

why is the number of gate inputs to CMOS gates usually limited to four?

0 Answers  

---

What is FPGA?

7 Answers   Intel,

---

Draw a transistor level two input NAND gate. Explain its sizing (a) considering Vth (b) for equal rise and fall times

0 Answers   Infosys,

---

Why is Extraction performed?

1 Answers   Intel,

---

---

Explain Custom Design Flow?

2 Answers   Intel,

---

What is LVS, DRC?

10 Answers   IBM, Intel,

---

Have you studied buses? What types?

1 Answers   Intel,

---

Explain the difference between write through and write back cache.

2 Answers   Intel,

---

Differences between Array and Booth Multipliers?

0 Answers   Intel,

---

Give the expression for CMOS switching power dissipation?

2 Answers   Cypress Semiconductor,

---

What was your role in the silicon evaluation/product ramp? What tools did you use?

0 Answers   Intel,

---