What is latchup? Explain the methods used to prevent it?
- 2 Answers
- 8679 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / pawan hegde
1.GUARD RING , 2.Appropriate TAPS, 3.MAINTAIN WELL
PROXIMITY , 4 .Use Triple Well process , 5.Dual well
process 6 ???
| Is This Answer Correct ? | 2 Yes | 0 No |
Post New Answer View All Answers
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
What products have you designed which have entered high volume production?
What are the steps required to solve setup and hold violations in vlsi?
Explain how logical gates are controlled by Boolean logic?
Differences between IRSIM and SPICE?
Mention what are the two types of procedural blocks in Verilog?
Explain how Verilog is different to normal programming language?
what is multiplexer?
Describe the various effects of scaling?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing transistor width.
What transistor level design tools are you proficient with? What types of designs were they used on?
Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?
What types of CMOS memories have you designed? What were their size? Speed?
How binary number can give a signal or convert into a digital signal?
what is the use of defpararm?
