Are you familiar with VHDL and/or Verilog?
Answer / sunita
Just like we use Software description languages like C,C++
etc, in the same manner VHDL and Verilog are hardware
Description languages. These languages are used to describe
the hardware that will be used to perform a aprticular
operation.
| Is This Answer Correct ? | 4 Yes | 0 No |
Who provides the DRC rules?
Explain about stuck at fault models, scan design, BIST and IDDQ testing?
What is the depletion region?
What is charge sharing?
2 Answers Cypress Semiconductor, Intel,
Working of a 2-stage OPAMP?
What are the steps involved in preventing the metastability?
what is Early effects and their physical origin.
Draw the Differential Sense Amplifier and explain its working. Any idea how to size this circuit? (Consider Channel Length Modulation)
What?s the difference between Testing & Verification?
What is validation?
Cross section of a PMOS transistor?
Differences between blocking and Non-blocking statements in Verilog?