Answer / miss shendge

mainly the mosfet is a switch. mosfet consist of 3
terminals drain gate &source when gate and source terminal
voltage is 0 that time drain to source current flows very
small but after further increasing gate to source voltage
drain current also increases.

Answer / bhyreshkj

By applying the gate voltage we can create a channel b/w source and drain. thereafter by increasing the Vds, the current Id flow from source to drain. Depending upon gate voltage Vg we can manipulate the width of the channel b/w Source and Drain. it will reflect on Id current variation.

Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.

1 Answers   Intel,

---

What are the different types of skews used in vlsi?

1 Answers  

---

What is the build-in potential?

1 Answers   Wipro,

---

If not into production, how far did you follow the design and why did not you see it into production?

1 Answers   Intel,

---

what is the difference between the testing and verification?

1 Answers   Intel,

---

---

For CMOS logic, give the various techniques you know to minimize power consumption

0 Answers   Infosys,

---

How does a pn junction works?

2 Answers   Wipro,

---

What is charge sharing?

2 Answers   Cypress Semiconductor, Intel,

---

Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;

0 Answers  

---

What are the steps required to solve setup and hold violations in vlsi?

0 Answers  

---

How to find the read failiure probablity in SRAM?

2 Answers  

---

what is Early effects and their physical origin.

1 Answers  

---