Answer / miss shendge

mainly the mosfet is a switch. mosfet consist of 3
terminals drain gate &source when gate and source terminal
voltage is 0 that time drain to source current flows very
small but after further increasing gate to source voltage
drain current also increases.

Answer / bhyreshkj

By applying the gate voltage we can create a channel b/w source and drain. thereafter by increasing the Vds, the current Id flow from source to drain. Depending upon gate voltage Vg we can manipulate the width of the channel b/w Source and Drain. it will reflect on Id current variation.

Draw the Layout of an Inverter?

0 Answers   Intel,

---

If the current thru the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?

1 Answers   Intel,

---

You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?

4 Answers   Intel,

---

What does the above code synthesize to?

0 Answers   Intel,

---

Insights of a Tri-State Inverter?

3 Answers   Intel,

---

Explain depletion region.

0 Answers  

---

What are the different limitations in increasing the power supply to reduce delay?

2 Answers  

---

Explain Cross section of a PMOS transistor?

0 Answers   Intel,

---

Implement F = AB+C using CMOS gates?

2 Answers   Intel,

---

What was your role in the silicon evaluation or product ramp? What tools did you use?

0 Answers   Intel,

---

In Verilog code what does “timescale 1 ns/ 1 ps” signifies?

0 Answers  

---

Draw a CMOS Inverter. Explain its transfer characteristics

0 Answers   Infosys,

---