Explain the operation of a 6T-SRAM cell?
Explain Cross section of an NMOS transistor?
How logical gates are controlled by boolean logic?
Explain why is the number of gate inputs to cmos gates usually limited to four?
What is the difference between nmos and pmos technologies?
Explain the Charge Sharing problem while sampling data from a Bus?
How to improve these parameters? (Cascode topology, use long channel transistors)
Explain various adders and difference between them?
What does the above code synthesize to?
You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?
Explain the working of differential sense amplifier?
What are the limitations in increasing the power supply to reduce delay?
What does it mean “the channel is pinched off”?