Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...

Are you familiar with VHDL and/or Verilog?

Answer Posted / sunita

Just like we use Software description languages like C,C++
etc, in the same manner VHDL and Verilog are hardware
Description languages. These languages are used to describe
the hardware that will be used to perform a aprticular
operation.

Is This Answer Correct ?    4 Yes 0 No



Post New Answer       View All Answers


Please Help Members By Posting Answers For Below Questions

Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.

3925


How can you model a SRAM at RTL Level?

5782


what is the use of defpararm?

1194


How does Vbe and Ic change with temperature?

3571


what is Slack?

1234


Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes considering Channel Length Modulation.

1253


In Verilog code what does “timescale 1 ns/ 1 ps” signifies?

1274


What are the steps involved in preventing the metastability?

1168


What's the price in 1K quantity?

2885


What are the different ways in which antenna violation can be prevented?

1182


How logical gates are controlled by boolean logic?

1114


What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?

2492


Explain the working of Insights of a pass gate ?

1303


What are the changes that are provided to meet design power targets?

1175


If an/ap = 0.5, an/ap = 1, an/ap = 3, for 3 inverters draw the transfer characteristics?

2556