Answer / shravan kumar

here we use the lines depends on the programme.But we have
65536 lines which are avaialable in it

Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;

0 Answers  

---

what is Slack?

0 Answers  

---

Draw the stick diagram of a NOR gate. Optimize it

0 Answers   Infosys,

---

How does a pn junction works?

2 Answers   Wipro,

---

Explain the difference between write through and write back cache.

2 Answers   Intel,

---

---

Implement a 2 I/P and gate using Tran gates?

0 Answers   Intel,

---

What happens to delay if you increase load capacitance?

3 Answers   Infosys,

---

Why don?t we use just one NMOS or PMOS transistor as a transmission gate?

2 Answers   Infosys,

---

Give the expression for CMOS switching power dissipation?

2 Answers   Infosys,

---

Draw the Layout of an Inverter?

0 Answers   Intel,

---

Explain what is multiplexer?

0 Answers  

---

For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)

0 Answers   Infosys,

---