Answer / vinay

NAND Gate

The output is high when either of inputs A or B is high, or
if neither is high. In other words, it is normally high,
going low only if both A and B are high.


The NAND gate and the NOR gate can be said to be universal
gates since combinations of them can be used to accomplish
any of the basic operations and can thus produce an
inverter, an OR gate or an AND gate. The non-inverting gates
do not have this versatility since they can't produce an invert.

How can you model a SRAM at RTL Level?

0 Answers   Infosys,

---

How does a Bandgap Voltage reference work?

0 Answers  

---

Explain the sizing of the inverter?

1 Answers   Intel,

---

For f = AB+CD if B is S-a-1, what r the test vectors needed to detect the fault?

5 Answers   Intel,

---

What is the function of chain reordering?

0 Answers  

---

Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing Vgs.

0 Answers   Infosys,

---

Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?

0 Answers   Infosys,

---

Explain about stuck at fault models, scan design, BIST and IDDQ testing?

3 Answers   Intel,

---

Explain what is multiplexer?

0 Answers  

---

Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing transistor width.

0 Answers   Infosys,

---

Give the expression for CMOS switching power dissipation?

2 Answers   Cypress Semiconductor,

---

Why is OOPS called OOPS? (C++)

1 Answers   ARM, Intel,

---