Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...


Insights of a 2 input NAND gate. Explain the working?



Insights of a 2 input NAND gate. Explain the working?..

Answer / vinay

NAND Gate

The output is high when either of inputs A or B is high, or
if neither is high. In other words, it is normally high,
going low only if both A and B are high.


The NAND gate and the NOR gate can be said to be universal
gates since combinations of them can be used to accomplish
any of the basic operations and can thus produce an
inverter, an OR gate or an AND gate. The non-inverting gates
do not have this versatility since they can't produce an invert.

Is This Answer Correct ?    20 Yes 2 No

Post New Answer

More VLSI Interview Questions

Explain the difference between write through and write back cache.

2 Answers   Intel,


What is threshold voltage?

0 Answers  


Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes considering Channel Length Modulation.

0 Answers   Infosys,


For a single computer processor computer system, what is the purpose of a processor cache and describe its operation?

0 Answers   Intel,


Implement F= not (AB+CD) using CMOS gates?

1 Answers   Intel,


Explain Basic Stuff related to Perl?

0 Answers   Intel,


Explain the usage of the shared SPI bus?

1 Answers  


What transistor level design tools are you proficient with? What types of designs were they used on?

0 Answers   Intel,


For f = AB+CD if B is S-a-1, what r the test vectors needed to detect the fault?

5 Answers   Intel,


What happens to delay if you increase load capacitance?

3 Answers   Infosys,


Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?

0 Answers   Infosys,


What is interrupt latency?

3 Answers  


Categories