Differences between Signals and Variables in VHDL? If the same code is written using Signals and Variables what does it synthesize to?

1 Answers   IIT, Intel,

---

Give a big picture of the entire SRAM Layout showing your placements of SRAM Cells, Row Decoders, Column Decoders, Read Circuit, Write Circuit and Buffers

0 Answers   Infosys,

---

What happens if we use an Inverter instead of the Differential Sense Amplifier?

0 Answers   Infosys,

---

What does it mean “the channel is pinched off”?

0 Answers  

---

Insights of a Tri-state inverter?

1 Answers   Intel,

---

---

How does a Bandgap Voltage reference work?

0 Answers  

---

What are the ways to Optimize the Performance of a Difference Amplifier?

0 Answers  

---

What are the different design constraints occur in the synthesis phase?

0 Answers  

---

Explain ASIC Design Flow?

2 Answers   Intel, JK Associates, Mind Tree,

---

Have you studied pipelining? List the 5 stages of a 5 stage pipeline. Assuming 1 clock per stage, what is the latency of an instruction in a 5 stage machine? What is the throughput of this machine ?

4 Answers   Intel,

---

What is Body Effect?

0 Answers   CG CoreEL, Cisco, TA,

---

Design an 8 is to 3 encoder using 4 is to encoder?

0 Answers   Intel,

---