Interested to Buy Any Domain ? << Click Here >> for more details...
Have you studied pipelining? List the 5 stages of a 5 stage
pipeline. Assuming 1 clock per stage, what is the latency
of an instruction in a 5 stage machine? What is the
throughput of this machine ?
- 3 Answers
- 12639 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / adi
Latency is 5 clocks
Throughput is 1 instruction/clock
| Is This Answer Correct ? | 18 Yes | 1 No |
Post New Answer View All Answers
Explain the Working of a 2-stage OPAMP?
Explain how Verilog is different to normal programming language?
What is the critical path in a SRAM?
How does the size of PMOS Pull Up transistors (for bit & bit- lines) affect SRAM's performance?
Basic Stuff related to Perl?
What are the different measures that are required to achieve the design for better yield?
Why do we gradually increase the size of inverters in buffer design? Why not give the output of a circuit to one large inverter?
Explain about 6-T XOR gate?
Mention what are the two types of procedural blocks in Verilog?
Explain CMOS Inverter transfer characteristics?
In a SRAM layout, which metal layers would you prefer for Word Lines and Bit Lines? Why?
For a NMOS transistor acting as a pass transistor, say the gate is connected to VDD, give the output for a square pulse input going from 0 to VDD
Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?
How to improve these parameters? (Cascode topology, use long channel transistors)
6-T XOR gate?
