Have you studied pipelining? List the 5 stages of a 5 stage
pipeline. Assuming 1 clock per stage, what is the latency
of an instruction in a 5 stage machine? What is the
throughput of this machine ?
- 3 Answers
- 11246 Views
- Intel, I also Faced
- E-Mail Answers
Answer Posted / inspiredminds
5 stages are:
Instruction Fetch
Instruction Decode
Execution
Data Memory(Read/write)
Write Back
Latency(time required for the first instruction to produce
output) is 5 cycles and for long stream of instructions the
throughput is 1 instruction per clock cycle.
| Is This Answer Correct ? | 12 Yes | 3 No |
Post New Answer View All Answers
Give the cross-sectional diagram of the cmos.
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes considering Channel Length Modulation.
For a NMOS transistor acting as a pass transistor, say the gate is connected to VDD, give the output for a square pulse input going from 0 to VDD
Explain what is scr (silicon controlled rectifier)?
In vlsi chip 1000s of transistors are dropped, specifically categorized. Which method is used to achieve this & how it is done practically?
Explain the Charge Sharing problem while sampling data from a Bus?
What is the purpose of having depletion mode device?
Draw a transistor level two input NAND gate. Explain its sizing (a) considering Vth (b) for equal rise and fall times
Implement a 2 I/P and gate using Tran gates?
what is the use of defpararm?
What are the steps required to solve setup and hold violations in vlsi?
Explain various adders and difference between them?
For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)
Explain CMOS Inverter transfer characteristics?
Implement a function with both ratioes and domino logic and merits and demerits of each logic?
