Give the logic expression for an AOI gate. Draw its transistor level equivalent. Draw its stick diagram


No Answer is Posted For this Question
Be the First to Post Answer

Post New Answer

More VLSI Interview Questions

For a 0.18um and 0.8um technology MOSFET, which has a higher cutoff frequency?

2 Answers  


How does a Bandgap Voltage reference work?

0 Answers  


Advantages and disadvantages of Mealy and Moore?

2 Answers   Intel,


Explain Cross section of an NMOS transistor?

0 Answers   Intel,


Mention what are three regions of operation of mosfet and how are they used?

0 Answers  






What was your role in the silicon evaluation/product ramp? What tools did you use?

0 Answers   Intel,


Write a program to explain the comparator?

0 Answers  


What was your role in the silicon evaluation or product ramp? What tools did you use?

0 Answers   Intel,


WHAT IS THE DIFFERENCE BETWEEN TESTING AND VERIFICATION OF VLSI CIRCUIT?

5 Answers   Intel, Wipro,


What?s the difference between Testing & Verification?

6 Answers   Infosys,


What is the ideal input and output resistance of a current source?

0 Answers  


Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;

0 Answers  


Categories