What?s the critical path in a SRAM?
Answers were Sorted based on User's Feedback
Answer / arun
critical path occurs during reading operation
so ready delay = precharge delay + row deocder delay+
bitline discharge delay+ sense amplifier delay+ mux delay
| Is This Answer Correct ? | 8 Yes | 0 No |
Answer / mayank jansari
critical path is longest costing path in SRAM
| Is This Answer Correct ? | 0 Yes | 8 No |
Given a circuit and asked to tell the output voltages of that circuit?
1 Answers Intel, Omega Healthcare,
Explain Basic Stuff related to Perl?
What is the depletion region?
In Verilog code what does “timescale 1 ns/ 1 ps” signifies?
What is the difference between = and == in C?
Implement a function with both ratioes and domino logic and merits and demerits of each logic?
How about voltage source?
What products have you designed which have entered high volume production?
What are the different design techniques required to create a layout for digital circuits?
Why don?t we use just one NMOS or PMOS transistor as a transmission gate?
Explain the three regions of operation of a mosfet.
What are the different measures that are required to achieve the design for better yield?