What?s the critical path in a SRAM?
Answers were Sorted based on User's Feedback
Answer / arun
critical path occurs during reading operation
so ready delay = precharge delay + row deocder delay+
bitline discharge delay+ sense amplifier delay+ mux delay
| Is This Answer Correct ? | 8 Yes | 0 No |
Answer / mayank jansari
critical path is longest costing path in SRAM
| Is This Answer Correct ? | 0 Yes | 8 No |
Explain how binary number can give a signal or convert into a digital signal?
What is the critical path in a SRAM?
What are the different types of skews used in vlsi?
Differences between Array and Booth Multipliers?
What happens if we use an Inverter instead of the Differential Sense Amplifier?
What is the difference between the mealy and moore state machine?
what is charge sharing?
What are the Advantages and disadvantages of Mealy and Moore?
Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?
A circuit has 1 input X and 2 outputs A and B. If X = HIGH for 4 clock ticks, A = 1. If X = LOW for 4 clock ticks, B = 1. Draw a state diagram for this Spec?
Who provides the DRC rules?
Explain Cross section of an NMOS transistor?