What?s the critical path in a SRAM?
- 2 Answers
- 10245 Views
- Infosys, Intel, Texas, I also Faced
- E-Mail Answers
Answer Posted / mayank jansari
critical path is longest costing path in SRAM
| Is This Answer Correct ? | 0 Yes | 8 No |
Post New Answer View All Answers
What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?
Explain Cross section of a PMOS transistor?
Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)
What is the function of chain reordering?
Give various factors on which threshold voltage depends.
Draw the Cross Section of an Inverter? Clearly show all the connections between M1 and poly, M1 and diffusion layers etc?
What is Noise Margin? Explain the procedure to determine Noise Margin?
Explain what is scr (silicon controlled rectifier)?
Explain Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
Mention what are the two types of procedural blocks in Verilog?
Are you familiar with the term MESI?
Give a big picture of the entire SRAM Layout showing your placements of SRAM Cells, Row Decoders, Column Decoders, Read Circuit, Write Circuit and Buffers
How about voltage source?
What is Body Effect?
What happens if we use an Inverter instead of the Differential Sense Amplifier?
