Interested to Buy Any Domain ? << Click Here >> for more details...
What?s the critical path in a SRAM?
- 2 Answers
- 11503 Views
- Infosys, Intel, Texas, I also Faced
- E-Mail Answers
Answer Posted / mayank jansari
critical path is longest costing path in SRAM
| Is This Answer Correct ? | 0 Yes | 8 No |
Post New Answer View All Answers
What is Noise Margin? Explain the procedure to determine Noise Margin?
Explain what is the depletion region?
Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)
Give a big picture of the entire SRAM Layout showing your placements of SRAM Cells, Row Decoders, Column Decoders, Read Circuit, Write Circuit and Buffers
What types of CMOS memories have you designed? What were their size? Speed?
What are the main issues associated with multiprocessor caches and how might you solve them?
How binary number can give a signal or convert into a digital signal?
What are the different measures that are required to achieve the design for better yield?
What is the difference between synchronous and asynchronous reset?
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes considering Channel Length Modulation.
Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?
Approximately, what were the sizes of your transistors in the SRAM cell? How did you arrive at those sizes?
What are the various regions of operation of mosfet? How are those regions used?
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
What transistor level design tools are you proficient with? What types of designs were they used on?
