Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...


How to find the read failiure probablity in SRAM?

Answers were Sorted based on User's Feedback



How to find the read failiure probablity in SRAM? ..

Answer / kasusik

TO find the read failure probability of sram, check the
precharge values and then check the data and rd/wr signals.

Is This Answer Correct ?    3 Yes 0 No

How to find the read failiure probablity in SRAM? ..

Answer / santosh kumar

Read Fail in SRAM is due to sense amplifier circuit. So to
find out the read failure probability in SRAM, run monte
carlo simulation in sense amplifier ckt with different read
offset

Regards
Santosh

Is This Answer Correct ?    1 Yes 0 No

Post New Answer

More VLSI Interview Questions

What happens if we delay the enabling of Clock signal?

0 Answers  


What is LVS, DRC?

10 Answers   IBM, Intel,


What are the various regions of operation of mosfet? How are those regions used?

0 Answers  


Explain Clock Skew?

6 Answers   Intel, nvidia,


what is Channel length modulation?

2 Answers   Intel,


What are the different design constraints occur in the synthesis phase?

0 Answers  


Have you studied buses? What types?

1 Answers   Intel,


What are the ways to Optimize the Performance of a Difference Amplifier?

0 Answers  


what is charge sharing?

0 Answers   Intel,


Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45&#61549;m wide metal wire with sheet resistance R = 0.065 &#61527;/ and Cpermicron= 0.25 fF/&#61549;m. The resistance and capacitance of the unit NMOS are 6.5k&#61527; and 2.5fF. Use a 3 segment &#61552;-model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.

0 Answers  


What happens if we increase the number of contacts or via from one metal layer to the next?

1 Answers   Infosys,


If the current through the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?

0 Answers   Intel,


Categories