For CMOS logic, give the various techniques you know to minimize power consumption
No Answer is Posted For this Question
Be the First to Post Answer
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes considering Channel Length Modulation.
Give the expression for CMOS switching power dissipation?
2 Answers Cypress Semiconductor,
Draw the Cross Section of an Inverter? Clearly show all the connections between M1 and poly, M1 and diffusion layers etc?
What transistor level design tools are you proficient with? What types of designs were they used on?
Draw the Layout of an Inverter?
What is a D-latch? Write the VHDL Code for it?
What types of high speed CMOS circuits have you designed?
Explain how Verilog is different to normal programming language?
Factors affecting Power Consumption on a chip?
Are you familiar with the term MESI?
For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)
Why don?t we use just one NMOS or PMOS transistor as a transmission gate?