For CMOS logic, give the various techniques you know to minimize power consumption
No Answer is Posted For this Question
Be the First to Post Answer
What is a D-latch? Write the VHDL Code for it?
Explain sizing of the inverter?
While using logic design, explain the various steps that r followed to obtain the desirable design in a well defined manner?
Give the logic expression for an AOI gate. Draw its transistor level equivalent. Draw its stick diagram
Tell me how BJT works.
What happens when the gate oxide is very thin?
What are the various regions of operation of mosfet? How are those regions used?
Explain CMOS Inverter transfer characteristics?
What are the limitations in increasing the power supply to reduce delay?
Explain what is slack?
Are you familiar with VHDL and/or Verilog?
Who provides the DRC rules?