For CMOS logic, give the various techniques you know to minimize power consumption


No Answer is Posted For this Question
Be the First to Post Answer

Post New Answer

More VLSI Interview Questions

What is a D-latch? Write the VHDL Code for it?

3 Answers   Intel,


Explain sizing of the inverter?

0 Answers   Infosys,


While using logic design, explain the various steps that r followed to obtain the desirable design in a well defined manner?

1 Answers   Intel,


Give the logic expression for an AOI gate. Draw its transistor level equivalent. Draw its stick diagram

0 Answers   Infosys,


Tell me how BJT works.

2 Answers  






What happens when the gate oxide is very thin?

3 Answers   Intel,


What are the various regions of operation of mosfet? How are those regions used?

0 Answers  


Explain CMOS Inverter transfer characteristics?

0 Answers   ADS,


What are the limitations in increasing the power supply to reduce delay?

2 Answers   Infosys,


Explain what is slack?

0 Answers  


Are you familiar with VHDL and/or Verilog?

1 Answers   Intel,


Who provides the DRC rules?

5 Answers   Intel,


Categories