For CMOS logic, give the various techniques you know to minimize power consumpti

For CMOS logic, give the various techniques you know to minimize power consumption

Question Posted / teja@tez

No Answer is Posted For this Question
Be the First to Post Answer

More VLSI Interview Questions

what is SCR (Silicon Controlled Rectifier)?

Give the logic expression for an AOI gate. Draw its transistor level equivalent. Draw its stick diagram

How to find the read failiure probablity in SRAM?

what is body effect?

For a NMOS transistor acting as a pass transistor, say the gate is connected to VDD, give the output for a square pulse input going from 0 to VDD

Are you familiar with the term snooping?

Give various factors on which threshold voltage depends.

Explain Cross section of a PMOS transistor?

Explain the difference between write through and write back cache.

If an/ap = 0.5, an/ap = 1, an/ap = 3, for 3 inverters draw the transfer characteristics?

What is the function of enhancement mode transistor?

Insights of a pass gate. Explain the working?

For more VLSI Interview Questions Click Here