Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...


Describe a finite state machine that will detect three
consecutive coin tosses (of one coin) that results in heads.



Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that r..

Answer / amar

State machine to detect 3 consecutive heads appearing in
multiple tosses;

state 1 : initial state
As long as the toss results in TAIL , in this state
If the toss results in HEAD go to state 2
state 2 : HEAD1 resulted
in the next toss , If TAIL is resulted go to
the initial state1 . If HEAD is resulted go to
state3.
state3 : HEAD2 is resulted
in the next toss , If TAIL is resulted go to
the initial state1 . If HEAD is resulted go to
state4.
state4 : HEAD3 is resulted and this is the final state
As long as the HEAD results in each next toss
be in state 4. If any toss results in TAIL go to
initial state1

Is This Answer Correct ?    77 Yes 3 No

Post New Answer

More VLSI Interview Questions

What are the steps involved in designing an optimal pad ring?

0 Answers  


What are the limitations in increasing the power supply to reduce delay?

2 Answers   Infosys,


What are the steps required to solve setup and hold violations in vlsi?

0 Answers  


If not into production, how far did you follow the design and why did not you see it into production?

0 Answers   Intel,


Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.

0 Answers   Intel, Sun Microsystems,


In Verilog code what does “timescale 1 ns/ 1 ps” signifies?

0 Answers  


For f = AB+CD if B is S-a-1, what are the test vectors needed to detect the fault?

0 Answers   Intel,


Insights of a Tri-state inverter?

1 Answers   Intel,


Are you familiar with the term MESI?

0 Answers   Intel,


what is the difference between the TTL chips and CMOS chips?

0 Answers  


For f = AB+CD if B is S-a-1, what r the test vectors needed to detect the fault?

5 Answers   Intel,


What are set up time & hold time constraints? What do they signify?

3 Answers  


Categories