Interested to Buy Any Domain ? << Click Here >> for more details...
What?s the critical path in a SRAM?
- 2 Answers
- 11812 Views
- Infosys, Intel, Texas, I also Faced
- E-Mail Answers
Answer Posted / arun
critical path occurs during reading operation
so ready delay = precharge delay + row deocder delay+
bitline discharge delay+ sense amplifier delay+ mux delay
| Is This Answer Correct ? | 8 Yes | 0 No |
Post New Answer View All Answers
What is Latch Up? Explain Latch Up with cross section of a CMOS Inverter. How do you avoid Latch Up?
If not into production, how far did you follow the design and why did not you see it into production?
Draw a 6-T SRAM Cell and explain the Read and Write operations
What types of CMOS memories have you designed? What were their size? Speed?
What happens if we use an Inverter instead of the Differential Sense Amplifier?
Draw the Layout of an Inverter?
What products have you designed which have entered high volume production?
what is SCR (Silicon Controlled Rectifier)?
Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?
What are the different measures that are required to achieve the design for better yield?
How does the size of PMOS Pull Up transistors (for bit & bit- lines) affect SRAM's performance?
Give the cross-sectional diagram of the cmos.
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
Explain depletion region.
Draw the SRAM Write Circuitry
