Interested to Buy Any Domain ? << Click Here >> for more details...
What?s the critical path in a SRAM?
- 2 Answers
- 11495 Views
- Infosys, Intel, Texas, I also Faced
- E-Mail Answers
Answer Posted / arun
critical path occurs during reading operation
so ready delay = precharge delay + row deocder delay+
bitline discharge delay+ sense amplifier delay+ mux delay
| Is This Answer Correct ? | 8 Yes | 0 No |
Post New Answer View All Answers
Draw the Cross Section of an Inverter? Clearly show all the connections between M1 and poly, M1 and diffusion layers etc?
Explain how logical gates are controlled by Boolean logic?
What products have you designed which have entered high volume production?
what is Slack?
Explain the operation considering a two processor computer system with a cache for each processor.
In Verilog code what does “timescale 1 ns/ 1 ps” signifies?
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
What's the price in 1K quantity?
What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?
Draw a CMOS Inverter. Explain its transfer characteristics
In a SRAM layout, which metal layers would you prefer for Word Lines and Bit Lines? Why?
what is SCR (Silicon Controlled Rectifier)?
Explain how Verilog is different to normal programming language?
What are the Factors affecting Power Consumption on a chip?
What types of high speed CMOS circuits have you designed?
