What?s the critical path in a SRAM?
- 2 Answers
- 10248 Views
- Infosys, Intel, Texas, I also Faced
- E-Mail Answers
Answer Posted / arun
critical path occurs during reading operation
so ready delay = precharge delay + row deocder delay+
bitline discharge delay+ sense amplifier delay+ mux delay
| Is This Answer Correct ? | 8 Yes | 0 No |
Post New Answer View All Answers
How to improve these parameters? (Cascode topology, use long channel transistors)
What transistor level design tools are you proficient with? What types of designs were they used on?
What are the steps required to solve setup and hold violations in vlsi?
Explain the Charge Sharing problem while sampling data from a Bus?
Tell me how MOSFET works.
How can you model a SRAM at RTL Level?
What is Body Effect?
Explain why is the number of gate inputs to cmos gates usually limited to four?
Explain the operation considering a two processor computer system with a cache for each processor.
Mention what are the different gates where Boolean logic are applicable?
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
Explain how MOSFET works?
What is Noise Margin? Explain the procedure to determine Noise Margin?
Working of a 2-stage OPAMP?
What was your role in the silicon evaluation/product ramp? What tools did you use?
