How do you detect a sequence of "1101" arriving serially
from a signal line?
- 7 Answers
- 17809 Views
- nvidia, I also Faced
- E-Mail Answers
Answers were Sorted based on User's Feedback
Answer / amit malik
PS I/P NS O/P
S0 0 S0 0
S0 1 S1 0
S1 0 S0 0
S1 1 S2 0
S2 0 S3 0
S2 1 S2 0
S3 0 S0 0
S3 1 S1 1
| Is This Answer Correct ? | 27 Yes | 0 No |
Answer / virag
Use 4 flip-flops
Tap output from all 4 , connect the second bit to an
inverter and AND all the outputs .
When the output of AND gate is 1. the sequence is detected
| Is This Answer Correct ? | 8 Yes | 3 No |
Answer / govind vijayakumar
Just put a SIPO (Serial In Paralle Out)Network at the
output, followed by a gate network.
4 parallel outputs from the SIPO are taken and the signal
lines whose output is supposed to be one are fed to a 3
input and gate. The 0 output is fed to a not gate and the
output of both the gates are anded together. If this
sequence comes then output will be one, otherwise 0.
| Is This Answer Correct ? | 5 Yes | 5 No |
Answer / guest
PS I/P NS O/P
S0 0 S0 0
S0 1 S1 0
S1 0 S0 0
S1 1 S2 0
S2 0 S3 0
S2 1 S1 0
S3 0 S0 0
S3 1 S1 1
when s2=1 it should go to s1... otherwise it will not detect
the sequence like "...11101..."
| Is This Answer Correct ? | 3 Yes | 3 No |
Answer / genesys
Answer 2 is not correct. It should be :
PS I/P NS O/P
S0 0 S0 0
S0 1 S1 0
S1 0 S0 0
S1 1 S2 0
S2 0 S3 0
S2 1 S0 0
S3 0 S0 0
S3 1 S1 1
where: PS - previous state of the state machine; i/p - input
to the state machine; NS - next state of the state machine;
O/P - output from the state machine
| Is This Answer Correct ? | 8 Yes | 9 No |
Answer / ankush
Sorry, I don't understand the answers here clearly. Can
anyone explain this more clearly
| Is This Answer Correct ? | 1 Yes | 3 No |
What is polymorphism? (C++)
Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
why is the number of gate inputs to CMOS gates usually limited to four?
How can you model a SRAM at RTL Level?
How does a pn junction works?
Cross section of a PMOS transistor?
What types of high speed CMOS circuits have you designed?
What is the main function of metastability in vsdl?
What are the different ways in which antenna violation can be prevented?
How do you size NMOS and PMOS transistors to increase the threshold voltage?
what is SCR (Silicon Controlled Rectifier)?
86 Family 
