What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
3209What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?
1 4926Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?
3077What transistor level design tools are you proficient with? What types of designs were they used on?
5027If not into production, how far did you follow the design and why did not you see it into production?
1 5186
Explain various adders and difference between them?
Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)
Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;
Explain what is the depletion region?
Explain what is the use of defpararm?
What transistor level design tools are you proficient with? What types of designs were they used on?
what is verilog?
What are the changes that are provided to meet design power targets?
What are the different ways in which antenna violation can be prevented?
For f = AB+CD if B is S-a-1, what are the test vectors needed to detect the fault?
Working of a 2-stage OPAMP?
Explain what is multiplexer?
What is the function of enhancement mode transistor?
What is the purpose of having depletion mode device?
Explain about 6-T XOR gate?