What is the difference between fifo and the memory?
Answers were Sorted based on User's Feedback
Fifo(First In Last Out) is a memory sturcture where datas can be stored and retrived (in the order of its entery only). This is a queue,wheras Memory is a storage device which can hold datas dynamically or at any desired locations and can be retrived in any order.
Is This Answer Correct ? | 51 Yes | 18 No |
Answer / guest
janardhan
fifo means first in first out data.
but memory we can access data from any where.
Is This Answer Correct ? | 20 Yes | 1 No |
Answer / pankaj
FIFO(first in first out) is the approach/method to store the
data bytes/bits.
Where as memory is the data storage device.
Is This Answer Correct ? | 12 Yes | 3 No |
Answer / vaishnavi
RAM contains address
FIFO doesn't contain address
Is This Answer Correct ? | 2 Yes | 1 No |
Answer / ayan
memory only stored data,
fifo is process to retrive and put the data.
Is This Answer Correct ? | 2 Yes | 4 No |
Answer / techie
We can build FIFO using memory blocks (at a more granular
level using a series of registers). One of the structure we
can use for storing and retrieving data would be FIFO(First
In First Out). Other structure could be a Stack which is a
First In Last out kind of implementation. Similarity between
them is that they are used of data storage.
Is This Answer Correct ? | 8 Yes | 12 No |
What is the ideal input and output resistance of a current source?
what is multiplexer?
What are the steps involved in designing an optimal pad ring?
Given a circuit and asked to tell the output voltages of that circuit?
1 Answers Intel, Omega Healthcare,
Explain the various MOSFET Capacitances & their significance?
What?s the difference between Testing & Verification?
Explain Cross section of an NMOS transistor?
Are you familiar with the term snooping?
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
What is the function of tie-high and tie-low cells?
why is the number of gate inputs to CMOS gates usually limited to four?
Approximately, what were the sizes of your transistors in the SRAM cell? How did you arrive at those sizes?