Interested to Buy Any Domain ? << Click Here >> for more details...
What is the difference between fifo and the memory?
- 6 Answers
- 29800 Views
- DewSoft, Intel, Pentagon Rugged Systems, I also Faced
- E-Mail Answers
Answers were Sorted based on User's Feedback
Fifo(First In Last Out) is a memory sturcture where datas can be stored and retrived (in the order of its entery only). This is a queue,wheras Memory is a storage device which can hold datas dynamically or at any desired locations and can be retrived in any order.
| Is This Answer Correct ? | 51 Yes | 18 No |
Answer / guest
janardhan
fifo means first in first out data.
but memory we can access data from any where.
| Is This Answer Correct ? | 20 Yes | 1 No |
Answer / pankaj
FIFO(first in first out) is the approach/method to store the
data bytes/bits.
Where as memory is the data storage device.
| Is This Answer Correct ? | 12 Yes | 3 No |
Answer / vaishnavi
RAM contains address
FIFO doesn't contain address
| Is This Answer Correct ? | 2 Yes | 1 No |
Answer / ayan
memory only stored data,
fifo is process to retrive and put the data.
| Is This Answer Correct ? | 2 Yes | 4 No |
Answer / techie
We can build FIFO using memory blocks (at a more granular
level using a series of registers). One of the structure we
can use for storing and retrieving data would be FIFO(First
In First Out). Other structure could be a Stack which is a
First In Last out kind of implementation. Similarity between
them is that they are used of data storage.
| Is This Answer Correct ? | 8 Yes | 12 No |
Implement a 2 I/P and gate using Tran gates?
Write a program to explain the comparator?
Explain why present VLSI circuits use MOSFETs instead of BJTs?
In a SRAM layout, which metal layers would you prefer for Word Lines and Bit Lines? Why?
In what cases do you need to double clock a signal before presenting it to a synchronous state machine?
Draw a 6-T SRAM Cell and explain the Read and Write operations
What are set up time & hold time constraints? What do they signify?
Why do we use a Clock tree?
Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?
What is SPICE?
What is the difference between nmos and pmos technologies?
What types of I/O have you designed? What were their size? Speed? Configuration? Voltage requirements?
86 Family 
