Answer / daud

when the Vds becomes greater than Vgs-Vt, the channel near drains becomes depleted and effective channel length reduces. This in effect reduces the resistance of channel as the drain voltage increases. This effect is called channel length modulation

Answer / arjun

Ideally, In Saturation region, Ids is independent of Vds.
But the reverse biased junction between the drain and body forms a depletion region of width Ld which increases with Vds(= Vdb).

This increase in the depletion region width will decrease the size of the channel.
L(eff) = L(actual) - Ld.
With the increase in Vds, The effective channel length decreases which means higher current.
This is important because it reduces the gain of the amplifier

Explain what is scr (silicon controlled rectifier)?

0 Answers  

---

Are you familiar with VHDL and/or Verilog?

17 Answers   Intel,

---

What is charge sharing?

2 Answers   Cypress Semiconductor, Intel,

---

Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)

0 Answers   Infosys,

---

Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?

0 Answers   Intel,

---

Differences between Signals and Variables in VHDL? If the same code is written using Signals and Variables what does it synthesize to?

1 Answers   IIT, Intel,

---

Why does the present vlsi circuits use mosfets instead of bjts?

0 Answers  

---

What are the various regions of operation of mosfet? How are those regions used?

0 Answers  

---

How can you model a SRAM at RTL Level?

0 Answers   Infosys,

---

What is a D-latch? Write the VHDL Code for it?

3 Answers   Intel,

---

Explain what is the use of defpararm?

0 Answers  

---

What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?

0 Answers   Intel,

---