Answer Posted / arjun
Ideally, In Saturation region, Ids is independent of Vds.
But the reverse biased junction between the drain and body forms a depletion region of width Ld which increases with Vds(= Vdb).
This increase in the depletion region width will decrease the size of the channel.
L(eff) = L(actual) - Ld.
With the increase in Vds, The effective channel length decreases which means higher current.
This is important because it reduces the gain of the amplifier
| Is This Answer Correct ? | 0 Yes | 0 No |
Post New Answer View All Answers
You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other
What transistor level design tools are you proficient with? What types of designs were they used on?
Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?
what are three regions of operation of MOSFET and how are they used?
What is threshold voltage?
What transistor level design tools are you proficient with? What types of designs were they used on?
What is the difference between synchronous and asynchronous reset?
What is look up table in vlsi?
What is the function of chain reordering?
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
Explain depletion region.
Write a program to explain the comparator?
Draw the Differential Sense Amplifier and explain its working. Any idea how to size this circuit? (Consider Channel Length Modulation)
What is the difference between nmos and pmos technologies?
Explain why is the number of gate inputs to cmos gates usually limited to four?