why is the number of gate inputs to CMOS gates usually limited to four?


No Answer is Posted For this Question
Be the First to Post Answer

Post New Answer

More VLSI Interview Questions

Are you familiar with VHDL and/or Verilog?

17 Answers   Intel,


How do you detect a sequence of "1101" arriving serially from a signal line?

7 Answers   nvidia,


Differences between functions and Procedures in VHDL?

5 Answers   Intel,


Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?

0 Answers   Infosys,


Draw a 6-T SRAM Cell and explain the Read and Write operations

0 Answers   Infosys,






Explain about 6-T XOR gate?

0 Answers   Intel,


Implement a 2 I/P and gate using Tran gates?

0 Answers   Intel,


What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?

0 Answers   Intel,


You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other

0 Answers   Infosys,


What happens if we use an Inverter instead of the Differential Sense Amplifier?

0 Answers  


what is the difference between the TTL chips and CMOS chips?

0 Answers  


What are the limitations in increasing the power supply to reduce delay?

2 Answers   Infosys,


Categories