Draw the stick diagram of a NOR gate. Optimize it


No Answer is Posted For this Question
Be the First to Post Answer

Post New Answer

More VLSI Interview Questions

What is the main function of metastability in vsdl?

0 Answers  


Which gate is normally preferred while implementing circuits using CMOS logic, NAND or NOR? Why?

13 Answers   Intel,


Who provides the DRC rules?

5 Answers   Intel,


Explain the Various steps in Synthesis?

0 Answers   Intel,


If the current through the poly is 20nA and the contact can take a max current of 10nA how would u overcome the problem?

0 Answers   Intel,






What are the different limitations in increasing the power supply to reduce delay?

2 Answers  


Draw the stick diagram of a NOR gate. Optimize it

0 Answers   Infosys,


What is Fowler-Nordheim Tunneling?

2 Answers   Intel,


How do you size NMOS and PMOS transistors to increase the threshold voltage?

0 Answers   Infosys,


Why do we use a Clock tree?

3 Answers   Intel,


Draw a transistor level two input NAND gate. Explain its sizing (a) considering Vth (b) for equal rise and fall times

0 Answers   Infosys,


Write a VLSI program that implements a toll booth controller?

0 Answers   Patni,


Categories