Interested to Buy Any Domain ? << Click Here >> for more details...
In what cases do you need to double clock a signal before
presenting it to a synchronous state machine?
- 1 Answers
- 5437 Views
- Intel, I also Faced
- E-Mail Answers
Answer / sudeep
when ur transfering a data b/w two different clock domains,
ex:- The Fsm and ur outside design is working at different
frequencies, to synchronise these signals u do double
clocking to avoid metastability before transferring it into
the FSM.
| Is This Answer Correct ? | 8 Yes | 0 No |
what is the use of defpararm?
Have you studied buses? What types?
What is the ideal input and output resistance of a current source?
Explain the operation considering a two processor computer system with a cache for each processor.
What is validation?
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
Factors affecting Power Consumption on a chip?
How does the size of PMOS Pull Up transistors (for bit & bit- lines) affect SRAM's performance?
Basic Stuff related to Perl?
Explain the Charge Sharing problem while sampling data from a Bus?
Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?
What?s the difference between Testing & Verification?
86 Family 
