In what cases do you need to double clock a signal before
presenting it to a synchronous state machine?
- 1 Answers
- 4712 Views
- Intel, I also Faced
- E-Mail Answers
Answer / sudeep
when ur transfering a data b/w two different clock domains,
ex:- The Fsm and ur outside design is working at different
frequencies, to synchronise these signals u do double
clocking to avoid metastability before transferring it into
the FSM.
| Is This Answer Correct ? | 8 Yes | 0 No |
What is the depletion region?
Explain how binary number can give a signal or convert into a digital signal?
For a 0.18um and 0.8um technology MOSFET, which has a higher cutoff frequency?
You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other
What happens if we use an Inverter instead of the Differential Sense Amplifier?
Are you familiar with VHDL and/or Verilog?
Explain why is the number of gate inputs to cmos gates usually limited to four?
what is verilog?
Give the expression for CMOS switching power dissipation?
2 Answers Cypress Semiconductor,
Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.
Explain ASIC Design Flow?
2 Answers Intel, JK Associates, Mind Tree,
Explain the difference between write through and write back cache.
86 Family 
