In what cases do you need to double clock a signal before presenting it to a s

In what cases do you need to double clock a signal before
presenting it to a synchronous state machine?

Question Posted / alok hisaria

1 Answers
5405 Views
Intel, I also Faced
E-Mail Answers

In what cases do you need to double clock a signal before presenting it to a synchronous state mac..

Answer / sudeep

when ur transfering a data b/w two different clock domains,
ex:- The Fsm and ur outside design is working at different
frequencies, to synchronise these signals u do double
clocking to avoid metastability before transferring it into
the FSM.

Is This Answer Correct ?

8 Yes

0 No

Post New Answer

More VLSI Interview Questions

What does the above code synthesize to?

0 Answers Intel,

Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing Vgs.

0 Answers Infosys,

Are you familiar with the term snooping?

0 Answers Intel,

Draw the Differential Sense Amplifier and explain its working. Any idea how to size this circuit? (Consider Channel Length Modulation)

0 Answers Infosys,

What is component binding?

2 Answers Intel,

What is Fermi level?

5 Answers

How to improve these parameters? (Cascode topology, use long channel transistors)

0 Answers

Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing transistor width.

0 Answers Infosys,

Explain what is slack?

0 Answers

what is charge sharing?

0 Answers Intel,

Insights of a 4bit adder/Sub Circuit?

0 Answers Intel,

Explain sizing of the inverter?

0 Answers Infosys,

For more VLSI Interview Questions Click Here