In what cases do you need to double clock a signal before
presenting it to a synchronous state machine?
Answer / sudeep
when ur transfering a data b/w two different clock domains,
ex:- The Fsm and ur outside design is working at different
frequencies, to synchronise these signals u do double
clocking to avoid metastability before transferring it into
the FSM.
| Is This Answer Correct ? | 8 Yes | 0 No |
Explain the usage of the shared SPI bus?
Differences between IRSIM and SPICE?
what is conductance and valence band?
A circuit has 1 input X and 2 outputs A and B. If X = HIGH for 4 clock ticks, A = 1. If X = LOW for 4 clock ticks, B = 1. Draw a state diagram for this Spec?
What are the steps involved in designing an optimal pad ring?
Write a pseudo code for sorting the numbers in an array?
What is component binding?
Why don?t we use just one NMOS or PMOS transistor as a transmission gate?
For f = AB+CD if B is S-a-1, what are the test vectors needed to detect the fault?
Explain the three regions of operation of a mosfet.
How binary number can give a signal or convert into a digital signal?
What products have you designed which have entered high volume production?