In what cases do you need to double clock a signal before presenting it to a s

In what cases do you need to double clock a signal before
presenting it to a synchronous state machine?

Question Posted / alok hisaria

1 Answers
5547 Views
Intel, I also Faced
E-Mail Answers

In what cases do you need to double clock a signal before presenting it to a synchronous state mac..

Answer / sudeep

when ur transfering a data b/w two different clock domains,
ex:- The Fsm and ur outside design is working at different
frequencies, to synchronise these signals u do double
clocking to avoid metastability before transferring it into
the FSM.

Is This Answer Correct ?

8 Yes

0 No

Post New Answer

More VLSI Interview Questions

Implement D flip-flop with a couple of latches? Write a VHDL Code for a D flip-flop?

6 Answers Intel,

what is multiplexer?

0 Answers

How do you size NMOS and PMOS transistors to increase the threshold voltage?

0 Answers Infosys,

What are set up time & hold time constraints? What do they signify?

3 Answers

For a single computer processor computer system, what is the purpose of a processor cache and describe its operation?

0 Answers Intel,

What is latchup? Explain the methods used to prevent it?

2 Answers Intel,

How does Resistance of the metal lines vary with increasing thickness and increasing length?

3 Answers Infosys,

If the substrate doping concentration increase, or temperature increases, how will Vt change? it increase or decrease?

1 Answers

Explain the sizing of the inverter?

1 Answers Intel,

How does Vbe and Ic change with temperature?

0 Answers Qualcomm,

What are the limitations in increasing the power supply to reduce delay?

2 Answers Infosys,

What happens if we use an Inverter instead of the Differential Sense Amplifier?

0 Answers Infosys,

For more VLSI Interview Questions Click Here