In what cases do you need to double clock a signal before
presenting it to a synchronous state machine?
Answer / sudeep
when ur transfering a data b/w two different clock domains,
ex:- The Fsm and ur outside design is working at different
frequencies, to synchronise these signals u do double
clocking to avoid metastability before transferring it into
the FSM.
| Is This Answer Correct ? | 8 Yes | 0 No |
Implement a function with both ratioed and domino logic and merits and demerits of each logic?
What are the ways to Optimize the Performance of a Difference Amplifier?
Draw the Differential Sense Amplifier and explain its working. Any idea how to size this circuit? (Consider Channel Length Modulation)
Design an 8 is to 3 encoder using 4 is to encoder?
Cross section of a PMOS transistor?
Factors affecting Power Consumption on a chip?
Explain how binary number can give a signal or convert into a digital signal?
Explain the operation considering a two processor computer system with a cache for each processor.
what is Channel length modulation?
Let A & B be two inputs of the NAND gate. Say signal A arrives at the NAND gate later than signal B. To optimize delay, of the two series NMOS inputs A & B, which one would you place near the output?
How to find the read failiure probablity in SRAM?
For an AND-OR implementation of a two input Mux, how do you test for Stuck-At-0 and Stuck-At-1 faults at the internal nodes? (You can expect a circuit with some redundant logic)