1. Categories >> Software >> Embedded Systems >> VLSI
  2. Suggest New Category

In what cases do you need to double clock a signal before
presenting it to a synchronous state machine?

Question Posted / alok hisaria


In what cases do you need to double clock a signal before presenting it to a synchronous state mac..

Answer / sudeep

when ur transfering a data b/w two different clock domains,
ex:- The Fsm and ur outside design is working at different
frequencies, to synchronise these signals u do double
clocking to avoid metastability before transferring it into
the FSM.

Is This Answer Correct ?    8 Yes 0 No

Post New Answer

More VLSI Interview Questions

What is the main function of metastability in vsdl?

0 Answers  

Why do we gradually increase the size of inverters in buffer design? Why not give the output of a circuit to one large inverter?

0 Answers   Infosys,

How can you construct both PMOS and NMOS on a single substrate?

0 Answers   IBM, Intel,

Explain various adders and difference between them?

0 Answers   Intel,

What are the main issues associated with multiprocessor caches and how might you solve them?

1 Answers   Intel,




What is setup time and hold time?

1 Answers   Intel,

What is Noise Margin? Explain the procedure to determine Noise Margin?

4 Answers   Amkor, Cisco, Infosys, Intel,

What is clock feed through?

2 Answers   Intel,

What is the difference between the mealy and moore state machine?

0 Answers  

WHAT IS THE DIFFERENCE BETWEEN TESTING AND VERIFICATION OF VLSI CIRCUIT?

5 Answers   Intel, Wipro,

You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?

4 Answers   Intel,

Explain the Charge Sharing problem while sampling data from a Bus?

0 Answers  

For more VLSI Interview Questions Click Here
Categories