In what cases do you need to double clock a signal before
presenting it to a synchronous state machine?
- 1 Answers
- 4916 Views
- Intel, I also Faced
- E-Mail Answers
Answer / sudeep
when ur transfering a data b/w two different clock domains,
ex:- The Fsm and ur outside design is working at different
frequencies, to synchronise these signals u do double
clocking to avoid metastability before transferring it into
the FSM.
| Is This Answer Correct ? | 8 Yes | 0 No |
Explain how MOSFET works?
How to improve these parameters? (Cascode topology, use long channel transistors)
Explain the various MOSFET Capacitances & their significance ?
Factors affecting Power Consumption on a chip?
Explain the sizing of the inverter?
Explain the difference between write through and write back cache.
Are you familiar with VHDL and/or Verilog?
What are the steps involved in preventing the metastability?
Insights of a 2 input NOR gate. Explain the working?
What happens to delay if you increase load capacitance?
How do you size NMOS and PMOS transistors to increase the threshold voltage?
Different ways of implementing a comparator?
86 Family 
