Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...


What are the steps involved in designing an optimal pad ring?


No Answer is Posted For this Question
Be the First to Post Answer

Post New Answer

More VLSI Interview Questions

What is polymorphism? (C++)

2 Answers   Intel,


Explain the three regions of operation of a mosfet.

0 Answers  


What types of CMOS memories have you designed? What were their size? Speed?

0 Answers   Intel, Wipro,


Explain the various Capacitances associated with a transistor and which one of them is the most prominent?

2 Answers   Intel,


What is look up table in vlsi?

0 Answers  


Advantages and disadvantages of Mealy and Moore?

2 Answers   Intel,


Draw a 6-T SRAM Cell and explain the Read and Write operations

0 Answers   Infosys,


What is the depletion region?

1 Answers  


Explain what is multiplexer?

0 Answers  


What is FPGA?

7 Answers   Intel,


Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45&#61549;m wide metal wire with sheet resistance R = 0.065 &#61527;/ and Cpermicron= 0.25 fF/&#61549;m. The resistance and capacitance of the unit NMOS are 6.5k&#61527; and 2.5fF. Use a 3 segment &#61552;-model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.

0 Answers  


Explain the working of Insights of an inverter ?

0 Answers   Intel,


Categories