Answer / panchamukhi ellur

interrupt latency is the time diffrence between generation
of interrupt by device & servicing of the device which is
generated the interrupt

Answer / anand

There is another version. It is the time between the occurrence of the interrupt and the start of the interrupt service routine. Generally its defined for a processor and RTOS combination. However this can be affected by bad programming which involves unnecessary interrupt locks.

Answer / guest

The time required in clock cycles to send cause of
interrupt to processor.

What is latchup? Explain the methods used to prevent it?

2 Answers   Intel,

---

Draw the SRAM Write Circuitry

0 Answers   Infosys,

---

Implement F = AB+C using CMOS gates?

2 Answers   Intel,

---

How do you detect if two 8-bit signals are same?

6 Answers  

---

Why do we use a Clock tree?

3 Answers   Intel,

---

---

What happens to delay if we include a resistance at the output of a CMOS circuit?

1 Answers   Infosys,

---

You have a driver that drives a long signal & connects to an input device. At the input device there is either overshoot, undershoot or signal threshold violations, what can be done to correct this problem?

4 Answers   Intel,

---

Why don?t we use just one NMOS or PMOS transistor as a transmission gate?

2 Answers   Infosys,

---

What are set up time & hold time constraints? What do they signify?

3 Answers  

---

Explain the difference between write through and write back cache.

2 Answers   Intel,

---

what is Latch up?How to avoid Latch up?

3 Answers  

---

Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.

0 Answers   Intel, Sun Microsystems,

---