Answer / panchamukhi ellur

interrupt latency is the time diffrence between generation
of interrupt by device & servicing of the device which is
generated the interrupt

Answer / anand

There is another version. It is the time between the occurrence of the interrupt and the start of the interrupt service routine. Generally its defined for a processor and RTOS combination. However this can be affected by bad programming which involves unnecessary interrupt locks.

Answer / guest

The time required in clock cycles to send cause of
interrupt to processor.

Explain various adders and difference between them?

0 Answers   Intel,

---

What is the critical path in a SRAM?

0 Answers  

---

Insights of a Tri-state inverter?

1 Answers   Intel,

---

Mention what are three regions of operation of mosfet and how are they used?

0 Answers  

---

What does it mean “the channel is pinched off”?

0 Answers  

---

Explain what is the use of defpararm?

0 Answers  

---

How logical gates are controlled by boolean logic?

0 Answers  

---

What types of CMOS memories have you designed? What were their size? Speed?

0 Answers   Intel, Wipro,

---

Insights of a Tri-State Inverter?

3 Answers   Intel,

---

what is the difference between the testing and verification?

1 Answers   Intel,

---

What happens to delay if we include a resistance at the output of a CMOS circuit?

1 Answers   Infosys,

---

Different ways of implementing a comparator?

1 Answers   Intel,

---