What is interrupt latency?
- 3 Answers
- 10625 Views
- I also Faced
- E-Mail Answers
Answers were Sorted based on User's Feedback
Answer / panchamukhi ellur
interrupt latency is the time diffrence between generation
of interrupt by device & servicing of the device which is
generated the interrupt
| Is This Answer Correct ? | 35 Yes | 0 No |
Answer / anand
There is another version. It is the time between the occurrence of the interrupt and the start of the interrupt service routine. Generally its defined for a processor and RTOS combination. However this can be affected by bad programming which involves unnecessary interrupt locks.
| Is This Answer Correct ? | 19 Yes | 0 No |
Answer / guest
The time required in clock cycles to send cause of
interrupt to processor.
| Is This Answer Correct ? | 4 Yes | 13 No |
Write a program to explain the comparator?
How does Resistance of the metal lines vary with increasing thickness and increasing length?
What happens if we increase the number of contacts or via from one metal layer to the next?
Insights of a 2 input NOR gate. Explain the working?
Basic Stuff related to Perl?
Which gate is normally preferred while implementing circuits using CMOS logic, NAND or NOR? Why?
Explain various adders and diff between them?
Cross section of a PMOS transistor?
Give the cross-sectional diagram of the cmos.
Calculate rise delay of a 3-input NAND gate driving a 3-input NOR gate through a 6mm long and 0.45m wide metal wire with sheet resistance R = 0.065 / and Cpermicron= 0.25 fF/m. The resistance and capacitance of the unit NMOS are 6.5k and 2.5fF. Use a 3 segment -model for the wire. Consider PMOS and NMOS size of reference inverter as 2 and 1 respectively. Use appropriate sizing for the NAND and NOR gate.
Explain about 6-T XOR gate?
what is a sequential circuit?
86 Family 
