Answer / panchamukhi ellur

interrupt latency is the time diffrence between generation
of interrupt by device & servicing of the device which is
generated the interrupt

Answer / anand

There is another version. It is the time between the occurrence of the interrupt and the start of the interrupt service routine. Generally its defined for a processor and RTOS combination. However this can be affected by bad programming which involves unnecessary interrupt locks.

Answer / guest

The time required in clock cycles to send cause of
interrupt to processor.

Are you familiar with VHDL and/or Verilog?

1 Answers   Intel,

---

verify nmos passes good logic 0 and passes bad logic 1.also verify that pmos passes good logic 1 and passes bad logic 0.

2 Answers   Cosmic Circuits, HP,

---

What products have you designed which have entered high volume production?

1 Answers   Intel,

---

Mention what are the two types of procedural blocks in Verilog?

0 Answers  

---

What is the difference between the mealy and moore state machine?

0 Answers  

---

How can you construct both PMOS and NMOS on a single substrate?

0 Answers   IBM, Intel,

---

What is the difference between = and == in C?

5 Answers   Intel,

---

Are you familiar with the term snooping?

1 Answers   Intel,

---

What products have you designed which have entered high volume production?

0 Answers   Intel,

---

Differences between IRSIM and SPICE?

0 Answers   Intel,

---

Explain how Verilog is different to normal programming language?

0 Answers  

---

How to find the read failiure probablity in SRAM?

2 Answers  

---