Answer / salla nagaraju

To implement $F=overline{(AB+CD)}$ in CMOS, the pull-down network (NMOS) has two parallel branches: one with NMOS A and B in series and another with NMOS C and D in series.The pull-up network (PMOS) is the dual: two series branches, each branch having PMOS A||B and PMOS C||D in parallel.This ensures that when $AB+CD=1$, NMOS pulls output low, and when $AB+CD=0$, PMOS pulls output high.Thus, the complementary network gives the required logic with proper CMOS operation.

What happens if we delay the enabling of Clock signal?

4 Answers  

---

Are you familiar with the term snooping?

0 Answers   Intel,

---

Mention what are the two types of procedural blocks in Verilog?

0 Answers  

---

Who provides the DRC rules?

5 Answers   Intel,

---

Explain the Charge Sharing problem while sampling data from a Bus?

0 Answers  

---

WHAT IS THE DIFFERENCE BETWEEN TESTING AND VERIFICATION OF VLSI CIRCUIT?

5 Answers   Intel, Wipro,

---

Write a pseudo code for sorting the numbers in an array?

2 Answers   Intel,

---

Differences between functions and Procedures in VHDL?

5 Answers   Intel,

---

For f = AB+CD if B is S-a-1, what are the test vectors needed to detect the fault?

0 Answers   Intel,

---

What is charge sharing?

2 Answers   Cypress Semiconductor, Intel,

---

what is the difference between the TTL chips and CMOS chips?

0 Answers  

---

what is body effect?

1 Answers  

---