Answer / salla nagaraju

To implement $F=overline{(AB+CD)}$ in CMOS, the pull-down network (NMOS) has two parallel branches: one with NMOS A and B in series and another with NMOS C and D in series.The pull-up network (PMOS) is the dual: two series branches, each branch having PMOS A||B and PMOS C||D in parallel.This ensures that when $AB+CD=1$, NMOS pulls output low, and when $AB+CD=0$, PMOS pulls output high.Thus, the complementary network gives the required logic with proper CMOS operation.

What is Charge Sharing? Explain the Charge Sharing problem while sampling data from a Bus

0 Answers   Infosys,

---

How many bit combinations are there in a byte?

6 Answers   Intel,

---

What happens to delay if we include a resistance at the output of a CMOS circuit?

1 Answers   Infosys,

---

What transistor level design tools are you proficient with? What types of designs were they used on?

0 Answers   Intel,

---

What are the different gates where boolean logic are applicable?

0 Answers  

---

Write a program to explain the comparator?

0 Answers  

---

Explain ASIC Design Flow?

2 Answers   Intel, JK Associates, Mind Tree,

---

Tell me the parameters as many as possible you know that used to character an amplifier?

1 Answers  

---

Explain the working of 4-bit Up/down Counter?

0 Answers   Intel,

---

Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing Vgs.

0 Answers   Infosys,

---

What is FPGA?

7 Answers   Intel,

---

How do you size NMOS and PMOS transistors to increase the threshold voltage?

0 Answers   Infosys,

---