Answer / salla nagaraju

To implement $F=overline{(AB+CD)}$ in CMOS, the pull-down network (NMOS) has two parallel branches: one with NMOS A and B in series and another with NMOS C and D in series.The pull-up network (PMOS) is the dual: two series branches, each branch having PMOS A||B and PMOS C||D in parallel.This ensures that when $AB+CD=1$, NMOS pulls output low, and when $AB+CD=0$, PMOS pulls output high.Thus, the complementary network gives the required logic with proper CMOS operation.

Given a layout, draw its transistor level circuit. (I was given a 3 input AND gate and a 2 input Multiplexer. You can expect any simple 2 or 3 input gates)

0 Answers   Infosys,

---

Explain the difference between write through and write back cache.

2 Answers   Intel,

---

For f = AB+CD if B is S-a-1, what are the test vectors needed to detect the fault?

0 Answers   Intel,

---

Implement an Inverter using a single transistor?

4 Answers   Intel,

---

Explain what is multiplexer?

0 Answers  

---

what is the difference between the TTL chips and CMOS chips?

0 Answers  

---

Differences between IRSIM and SPICE?

0 Answers   Intel,

---

For f = AB+CD if B is S-a-1, what r the test vectors needed to detect the fault?

5 Answers   Intel,

---

While using logic design, explain the various steps that r followed to obtain the desirable design in a well defined manner?

1 Answers   Intel,

---

What does it mean “the channel is pinched off”?

0 Answers  

---

Process technology? What package was used and how did you model the package/system? What parasitic effects were considered?

0 Answers   Intel,

---

What transistor level design tools are you proficient with? What types of designs were they used on?

0 Answers   Intel,

---