What happens to delay if we include a resistance at the output of a CMOS circuit?

1 Answers   Infosys,

---

Explain the operation of a 6T-SRAM cell?

0 Answers   Intel,

---

What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?

0 Answers   Intel,

---

How do you size NMOS and PMOS transistors to increase the threshold voltage?

4 Answers  

---

Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;

0 Answers  

---

What are the steps required to solve setup and hold violations in vlsi?

0 Answers  

---

Insights of an inverter. Explain the working?

1 Answers   Intel,

---

what is the doping?

5 Answers  

---

What is the main function of metastability in vsdl?

0 Answers  

---

Why do we use a Clock tree?

3 Answers   Intel,

---

Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?

0 Answers   Infosys,

---

What is the ideal input and output resistance of a current source?

0 Answers  

---