Answer / sunil b r

he accumulation of a small positive charge on the source of
a MOS switch which occurs after the switch has been turned
off due to the parasitic capacitance that exists between the
gate and the source of the transistor, known as clock
feedthrough, is reduced by utilizing a split-gate MOS
transistor, and by continuously biasing one of the gates of
the split-gate transistor.

Answer / sudeep

Assume u have 2-3 partitions in ur design and now if the
clk for the second partition hs to go thru the first
partition, then the tool doesnt know which is the source or
root pin of the clk for the second partition, then u need
to specify the clock as a "feed thru" clock in the first
partition !

Basic Stuff related to Perl?

0 Answers   Intel,

---

If not into production, how far did you follow the design and why did not you see it into production?

0 Answers   Intel,

---

Explain the working of differential sense amplifier?

1 Answers  

---

How do you size NMOS and PMOS transistors to increase the threshold voltage?

4 Answers  

---

In what cases do you need to double clock a signal before presenting it to a synchronous state machine?

3 Answers   IBM, Intel, nvidia,

---

Explain why & how a MOSFET works?

2 Answers   Infosys,

---

Design an 8 is to 3 encoder using 4 is to encoder?

0 Answers   Intel,

---

What are the main issues associated with multiprocessor caches and how might you solve them?

1 Answers   Intel,

---

What types of high speed CMOS circuits have you designed?

2 Answers   Infosys, Intel,

---

How many bit combinations are there in a byte?

6 Answers   Intel,

---

Explain the Various steps in Synthesis?

0 Answers   Intel,

---

Tell me how MOSFET works.

0 Answers  

---