What is clock feed through?
Answers were Sorted based on User's Feedback
Answer / sunil b r
he accumulation of a small positive charge on the source of
a MOS switch which occurs after the switch has been turned
off due to the parasitic capacitance that exists between the
gate and the source of the transistor, known as clock
feedthrough, is reduced by utilizing a split-gate MOS
transistor, and by continuously biasing one of the gates of
the split-gate transistor.
| Is This Answer Correct ? | 25 Yes | 3 No |
Answer / sudeep
Assume u have 2-3 partitions in ur design and now if the
clk for the second partition hs to go thru the first
partition, then the tool doesnt know which is the source or
root pin of the clk for the second partition, then u need
to specify the clock as a "feed thru" clock in the first
partition !
| Is This Answer Correct ? | 9 Yes | 15 No |
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
Mention what are the two types of procedural blocks in Verilog?
Explain depletion region.
What was your role in the silicon evaluation/product ramp? What tools did you use?
what is the doping?
Why is Extraction performed?
Explain why & how a MOSFET works?
What is polymorphism? (C++)
what is charge sharing?
What types of high speed CMOS circuits have you designed?
Mention what are the different gates where Boolean logic are applicable?