Answer / sunil b r

he accumulation of a small positive charge on the source of
a MOS switch which occurs after the switch has been turned
off due to the parasitic capacitance that exists between the
gate and the source of the transistor, known as clock
feedthrough, is reduced by utilizing a split-gate MOS
transistor, and by continuously biasing one of the gates of
the split-gate transistor.

Answer / sudeep

Assume u have 2-3 partitions in ur design and now if the
clk for the second partition hs to go thru the first
partition, then the tool doesnt know which is the source or
root pin of the clk for the second partition, then u need
to specify the clock as a "feed thru" clock in the first
partition !

How about voltage source?

0 Answers  

---

Tell me how BJT works.

2 Answers  

---

Explain ASIC Design Flow?

2 Answers   Intel, JK Associates, Mind Tree,

---

Draw a CMOS Inverter. Explain its transfer characteristics

0 Answers   Infosys,

---

Explain the usage of the shared SPI bus?

1 Answers  

---

What is the difference between the mealy and moore state machine?

0 Answers  

---

What are the main issues associated with multiprocessor caches and how might you solve them?

1 Answers   Intel,

---

You have three adjacent parallel metal lines. Two out of phase signals pass through the outer two metal lines. Draw the waveforms in the centre metal line due to interference. Now, draw the signals if the signals in outer metal lines are in phase with each other

0 Answers   Infosys,

---

Are you familiar with the term snooping?

1 Answers   Intel,

---

Give the expression for CMOS switching power dissipation?

2 Answers   Infosys,

---

How does a pn junction works?

2 Answers   Wipro,

---

Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?

0 Answers   Infosys,

---