What is clock feed through?
Answers were Sorted based on User's Feedback
Answer / sunil b r
he accumulation of a small positive charge on the source of
a MOS switch which occurs after the switch has been turned
off due to the parasitic capacitance that exists between the
gate and the source of the transistor, known as clock
feedthrough, is reduced by utilizing a split-gate MOS
transistor, and by continuously biasing one of the gates of
the split-gate transistor.
| Is This Answer Correct ? | 25 Yes | 3 No |
Answer / sudeep
Assume u have 2-3 partitions in ur design and now if the
clk for the second partition hs to go thru the first
partition, then the tool doesnt know which is the source or
root pin of the clk for the second partition, then u need
to specify the clock as a "feed thru" clock in the first
partition !
| Is This Answer Correct ? | 9 Yes | 15 No |
Id vs. Vds Characteristics of NMOS and PMOS transistors?
1 Answers Brillient, Intel, ISRO,
Draw a transistor level two input NAND gate. Explain its sizing (a) considering Vth (b) for equal rise and fall times
Explain what is scr (silicon controlled rectifier)?
WHAT IS THE DIFFERENCE BETWEEN TESTING AND VERIFICATION OF VLSI CIRCUIT?
Cross section of an NMOS transistor?
What work have you done on full chip Clock and Power distribution? What process technology and budgets were used?
How do you detect a sequence of "1101" arriving serially from a signal line?
Implement a function with both ratioed and domino logic and merits and demerits of each logic?
Have you studied pipelining? List the 5 stages of a 5 stage pipeline. Assuming 1 clock per stage, what is the latency of an instruction in a 5 stage machine? What is the throughput of this machine ?
For f = AB+CD if B is S-a-1, what are the test vectors needed to detect the fault?
What is LVS, DRC?
Explain the operation considering a two processor computer system with a cache for each processor.