Why do we need both PMOS and NMOS transistors to implement a
pass gate?

Answers were Sorted based on User's Feedback



Why do we need both PMOS and NMOS transistors to implement a pass gate?..

Answer / eyeman

Any logic gate can be constructed using pMOS and nMOS
transistor. nMOS being negatively doped silicon, rich in
electrons while pMOS is positively doped silicon, rich in
holes. Thus pMOS transistors are great at transmitting a
logic 1 voltage without signal loss, but the same cannot be
said about logic 0 voltages. Having 0 V at one side of a
conducting pMOS transistor yields a voltage at the other
side somewhat higher than 0 V. nMOS transistors are good to
pass logic 0 but not so good at passing logic 1. Thus the
best possible transmission behavior can be obtained by
combining both kinds of transistors. This is the trick in
pass gate.

Is This Answer Correct ?    16 Yes 2 No

Why do we need both PMOS and NMOS transistors to implement a pass gate?..

Answer / pushpa

both are not perfect at 0 or 1,pmos is perfect of 1 but not 0,so nmos is perfect of 0 not 1..so we are use the both

Is This Answer Correct ?    1 Yes 0 No

Why do we need both PMOS and NMOS transistors to implement a pass gate?..

Answer / akshay aggarwal

nmos output is inverted.for eg.-
if we have to make y=a+b
we will design it using nmos....but we get the output
ybar = a + b
to get y instead of ybar we use a complementary pmos circuit

Is This Answer Correct ?    1 Yes 6 No

Post New Answer

More VLSI Interview Questions

What is the difference between synchronous and asynchronous reset?

0 Answers  


Explain how logical gates are controlled by Boolean logic?

0 Answers  


What transistor level design tools are you proficient with? What types of designs were they used on?

0 Answers   Intel,


Explain Custom Design Flow?

2 Answers   Intel,


Tell me how MOSFET works.

0 Answers  






Explain what is multiplexer?

0 Answers  


Give the cross-sectional diagram of the cmos.

0 Answers  


How does Resistance of the metal lines vary with increasing thickness and increasing length?

3 Answers   Infosys,


What is component binding?

2 Answers   Intel,


Draw the timing diagram for a SRAM Read. What happens if we delay the enabling of Clock signal?

0 Answers   Infosys,


In what cases do you need to double clock a signal before presenting it to a synchronous state machine?

1 Answers   Intel,


Explain depletion region.

0 Answers  


Categories