Why do we need both PMOS and NMOS transistors to implement a
pass gate?
Answers were Sorted based on User's Feedback
Answer / eyeman
Any logic gate can be constructed using pMOS and nMOS
transistor. nMOS being negatively doped silicon, rich in
electrons while pMOS is positively doped silicon, rich in
holes. Thus pMOS transistors are great at transmitting a
logic 1 voltage without signal loss, but the same cannot be
said about logic 0 voltages. Having 0 V at one side of a
conducting pMOS transistor yields a voltage at the other
side somewhat higher than 0 V. nMOS transistors are good to
pass logic 0 but not so good at passing logic 1. Thus the
best possible transmission behavior can be obtained by
combining both kinds of transistors. This is the trick in
pass gate.
| Is This Answer Correct ? | 16 Yes | 2 No |
Answer / pushpa
both are not perfect at 0 or 1,pmos is perfect of 1 but not 0,so nmos is perfect of 0 not 1..so we are use the both
| Is This Answer Correct ? | 1 Yes | 0 No |
Answer / akshay aggarwal
nmos output is inverted.for eg.-
if we have to make y=a+b
we will design it using nmos....but we get the output
ybar = a + b
to get y instead of ybar we use a complementary pmos circuit
| Is This Answer Correct ? | 1 Yes | 6 No |
Explain the three regions of operation of a mosfet.
Why is Extraction performed?
How about voltage source?
Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.
0 Answers Intel, Sun Microsystems,
Explain the operation considering a two processor computer system with a cache for each processor.
Give various factors on which threshold voltage depends.
Explain Cross section of a PMOS transistor?
Explain Clock Skew?
How to improve these parameters? (Cascode topology, use long channel transistors)
Explain the difference between write through and write back cache.
Explain about stuck at fault models, scan design, BIST and IDDQ testing?
What is a D-latch? Write the VHDL Code for it?