Why do we need both PMOS and NMOS transistors to implement a
pass gate?
Answers were Sorted based on User's Feedback
Answer / eyeman
Any logic gate can be constructed using pMOS and nMOS
transistor. nMOS being negatively doped silicon, rich in
electrons while pMOS is positively doped silicon, rich in
holes. Thus pMOS transistors are great at transmitting a
logic 1 voltage without signal loss, but the same cannot be
said about logic 0 voltages. Having 0 V at one side of a
conducting pMOS transistor yields a voltage at the other
side somewhat higher than 0 V. nMOS transistors are good to
pass logic 0 but not so good at passing logic 1. Thus the
best possible transmission behavior can be obtained by
combining both kinds of transistors. This is the trick in
pass gate.
| Is This Answer Correct ? | 16 Yes | 2 No |
Answer / pushpa
both are not perfect at 0 or 1,pmos is perfect of 1 but not 0,so nmos is perfect of 0 not 1..so we are use the both
| Is This Answer Correct ? | 1 Yes | 0 No |
Answer / akshay aggarwal
nmos output is inverted.for eg.-
if we have to make y=a+b
we will design it using nmos....but we get the output
ybar = a + b
to get y instead of ybar we use a complementary pmos circuit
| Is This Answer Correct ? | 1 Yes | 6 No |
Draw Vds-Ids curve for a MOSFET. Now, show how this curve changes with increasing Vgs.
Why do we need both PMOS and NMOS transistors to implement a pass gate?
How about voltage source?
How does Resistance of the metal lines vary with increasing thickness and increasing length?
What types of high speed CMOS circuits have you designed?
Why is Extraction performed?
Help with VHDL programming. Write a VHDL code for a D-Latch with clear input ?? (Hint: Set up a “Process” with appropriate sensitivity list to get the desired D-Latch with Clr working.) Inputs AND OUTPUTS: entity Lab4b is Port ( Clr, Clk, D : in STD_LOGIC; Q : out STD_LOGIC); end Lab4b;
Explain depletion region.
Describe a finite state machine that will detect three consecutive coin tosses (of one coin) that results in heads.
0 Answers Intel, Sun Microsystems,
What are the limitations in increasing the power supply to reduce delay?
How does Vbe and Ic change with temperature?
Explain CMOS Inverter transfer characteristics?