What are the different design constraints occur in the synthesis phase?


No Answer is Posted For this Question
Be the First to Post Answer

Post New Answer

More VLSI Interview Questions

Explain why is the number of gate inputs to cmos gates usually limited to four?

0 Answers  


Explain the various MOSFET Capacitances & their significance ?

1 Answers   Infosys,


What are the different gates where boolean logic are applicable?

0 Answers  


Explain Cross section of an NMOS transistor?

0 Answers   Intel,


How does Resistance of the metal lines vary with increasing thickness and increasing length?

3 Answers   Infosys,






Mention what are three regions of operation of mosfet and how are they used?

0 Answers  


How does the size of PMOS Pull Up transistors (for bit & bit- lines) affect SRAM's performance?

0 Answers   Infosys,


Explain about stuck at fault models, scan design, BIST and IDDQ testing?

3 Answers   Intel,


In what cases do you need to double clock a signal before presenting it to a synchronous state machine?

3 Answers   IBM, Intel, nvidia,


what is SCR (Silicon Controlled Rectifier)?

0 Answers  


What is a linked list? Explain the 2 fields in a linked list?

1 Answers   Intel,


Explain the concept of a Clock Divider Circuit? Write a VHDL code for the same?

3 Answers   Intel,


Categories