What are the different design constraints occur in the synthesis phase?


No Answer is Posted For this Question
Be the First to Post Answer

Post New Answer

More VLSI Interview Questions

For f = AB+CD if B is S-a-1, what are the test vectors needed to detect the fault?

0 Answers   Intel,


Draw the stick diagram of a NOR gate. Optimize it

0 Answers   Infosys,


What is Fermi level?

5 Answers  


In what cases do you need to double clock a signal before presenting it to a synchronous state machine?

3 Answers   IBM, Intel, nvidia,


What happens if we use an Inverter instead of the Differential Sense Amplifier?

0 Answers  






What is latchup? Explain the methods used to prevent it?

2 Answers   Intel,


what is the use of defpararm?

0 Answers  


Are you familiar with the term snooping?

1 Answers   Intel,


What is a linked list? Explain the 2 fields in a linked list?

1 Answers   Intel,


What are the Factors affecting Power Consumption on a chip?

0 Answers   Intel,


Explain what is Verilog?

0 Answers  


Different ways of implementing a comparator?

1 Answers   Intel,


Categories