What are the different design constraints occur in the synthesis phase?

Question Posted / ankur sudhanshu

No Answer is Posted For this Question
Be the First to Post Answer

More VLSI Interview Questions

What happens if we increase the number of contacts or via from one metal layer to the next?

Explain the operation of a 6T-SRAM cell?

Mention what are three regions of operation of mosfet and how are they used?

What is the difference between the mealy and moore state machine?

What are the limitations in increasing the power supply to reduce delay?

Tell me how BJT works.

what is the difference between the testing and verification?

If an/ap = 0.5, an/ap = 1, an/ap = 3, for 3 inverters draw the transfer characteristics?

Implement a 2 I/P and gate using Tran gates?

Explain the operation considering a two processor computer system with a cache for each processor.

Explain what is scr (silicon controlled rectifier)?

why is the number of gate inputs to CMOS gates usually limited to four?

For more VLSI Interview Questions Click Here