Golgappa.net | Golgappa.org | BagIndia.net | BodyIndia.Com | CabIndia.net | CarsBikes.net | CarsBikes.org | CashIndia.net | ConsumerIndia.net | CookingIndia.net | DataIndia.net | DealIndia.net | EmailIndia.net | FirstTablet.com | FirstTourist.com | ForsaleIndia.net | IndiaBody.Com | IndiaCab.net | IndiaCash.net | IndiaModel.net | KidForum.net | OfficeIndia.net | PaysIndia.com | RestaurantIndia.net | RestaurantsIndia.net | SaleForum.net | SellForum.net | SoldIndia.com | StarIndia.net | TomatoCab.com | TomatoCabs.com | TownIndia.com
Interested to Buy Any Domain ? << Click Here >> for more details...


Have you studied pipelining? List the 5 stages of a 5 stage
pipeline. Assuming 1 clock per stage, what is the latency of
an instruction in a 5 stage machine? What is the throughput
of this machine ?

Answers were Sorted based on User's Feedback



Have you studied pipelining? List the 5 stages of a 5 stage pipeline. Assuming 1 clock per stage, w..

Answer / mallikarjun patil

I have worked on design consit of 5 stage pipeline
processor.

With 5 stage pipeline it takes minimum 5 clock cycle to to
execute a instuction. So latency of instuction is5 clock
cycles.

Through put is one instruction per clock cycle + initial
overhed of 4 clock cycle

Is This Answer Correct ?    27 Yes 3 No

Have you studied pipelining? List the 5 stages of a 5 stage pipeline. Assuming 1 clock per stage, w..

Answer / 12345678

1.Instruction fetch
2.decode instruction and read register files
3.execute
4.data to access from memory
5.write back

throughput is the total amount of work done in a given time,

Is This Answer Correct ?    21 Yes 9 No

Have you studied pipelining? List the 5 stages of a 5 stage pipeline. Assuming 1 clock per stage, w..

Answer / kiran chowdary

Throughput is 1 instruction/clock cycle. It is a dumb answer to say the latency as 5 cycles. It is pipelined architecture. Only during initial time it takes 5 cycles to fetch and all that. Later on all executions are pipelined so it takes only 1 cycle to execute one instruction unless there is any blocking activity like memory write back etc.

Is This Answer Correct ?    6 Yes 8 No

Have you studied pipelining? List the 5 stages of a 5 stage pipeline. Assuming 1 clock per stage, w..

Answer / manju

the steps are same as mentioned in the above thread jus
putting these in proper order.
1.Instruction fetch
2.decode instruction and read register files
3.data to access from memory
4.execute
5.write back

please correct if it is wrong.

Is This Answer Correct ?    1 Yes 12 No

Post New Answer

More VLSI Interview Questions

Explain Cross section of a PMOS transistor?

0 Answers   Intel,


Explain the three regions of operation of a mosfet.

0 Answers  


What are the steps involved in preventing the metastability?

0 Answers  


what is body effect?

1 Answers  


Explain the working of 4-bit Up/down Counter?

0 Answers   Intel,


Mention what are the different gates where Boolean logic are applicable?

0 Answers  


Write a program to explain the comparator?

0 Answers  


What's the price in 1K quantity?

0 Answers   Wipro,


What is the difference between the mealy and moore state machine?

0 Answers  


Explain what is the depletion region?

0 Answers  


Give the expression for calculating Delay in CMOS circuit?

1 Answers   Infosys,


Cross section of an NMOS transistor?

3 Answers   Intel,


Categories